- 您现在的位置：买卖IC网 > PDF目录383300 > M470L2923DV0-LA2 (SAMSUNG SEMICONDUCTOR CO. LTD.) DDR SDRAM Unbuffered Module 18 4 pin Unbuffered Module based on 512Mb D-die 66 TSOP-II & 54 sTSOP-II with Pb-Free (RoHS compliant) PDF资料下载
参数资料
| 型号： | M470L2923DV0-LA2 |
| 厂商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | DDR SDRAM Unbuffered Module 18 4 pin Unbuffered Module based on 512Mb D-die 66 TSOP-II & 54 sTSOP-II with Pb-Free (RoHS compliant) |
| 中文描述： | DDR SDRAM的缓冲模块18 4针缓冲模块的512MB的D为基础的模具66 TSOP-II |
| 文件页数： | 13/20页 |
| 文件大小： | 284K |
| 代理商： | M470L2923DV0-LA2 |
DDR SDRAM
256MB, 512MB, 1GB Unbuffered SODIMM
Rev. 0.1 June 2005
Preliminary
Parameter
Symbol
CC
(DDR400@CL=3.0)
Min
55
70
40
15
15
10
15
2
-
6
5
0.45
0.45
-0.55
-0.65
-
0.9
0.4
0.72
0
0.25
0.2
0.2
0.35
0.35
0.6
0.6
0.7
0.7
-0.65
-0.65
10
0.4
B3
(DDR333@CL=2.5)
Min
60
72
42
18
18
12
15
1
7.5
6
-
0.45
0.45
-0.6
-0.7
-
0.9
0.4
0.75
0
0.25
0.2
0.2
0.35
0.35
0.75
0.75
0.8
0.8
-0.7
-0.7
12
0.45
A2
(DDR266@CL=2.0)
Min
65
75
45
20
20
15
15
1
7.5
7.5
-
0.45
0.45
-0.75
-0.75
-
0.9
0.4
0.75
0
0.25
0.2
0.2
0.35
0.35
0.9
0.9
1.0
1.0
-0.75
-0.75
15
0.5
B0
(DDR266@CL=2.5) Unit
Min
Max
65
75
45
70K
20
20
15
15
1
10
7.5
-
0.45
0.55
0.45
0.55
-0.75
+0.75
-0.75
+0.75
-
0.9
0.4
0.75
1.25
0
0.25
0.2
0.2
0.35
0.35
0.9
0.9
1.0
1.0
-0.75
+0.75
-0.75
+0.75
15
0.5
Note
Max
Max
Max
Row cycle time
Refresh row cycle time
Row active time
RAS to CAS delay
Row precharge time
Row active to Row active delay
Write recovery time
Last data in to Read command
tRC
tRFC
tRAS
tRCD
tRP
tRRD
tWR
tWTR
ns
ns
ns
ns
ns
ns
ns
tCK
ns
ns
70K
70K
70K
Clock cycle time
CL=2.0
CL=2.5
CL=3.0
tCK
-
12
12
-
0.55
0.55
+0.6
+0.7
0.45
1.1
0.6
1.25
12
12
-
0.55
0.55
+0.75
+0.75
0.5
1.1
0.6
1.25
12
12
-
12
10
0.55
0.55
+0.55
+0.65
0.4
1.1
0.6
1.28
Clock high level width
Clock low level width
DQS-out access time from CK/CK
Output data access time from CK/CK
Data strobe edge to ouput data edge
Read Preamble
Read Postamble
CK to valid DQS-in
DQS-in setup time
DQS-in hold time
DQS falling edge to CK rising-setup time
DQS falling edge from CK rising-hold time
DQS-in high level width
DQS-in low level width
Address and Control Input setup time(fast)
Address and Control Input hold time(fast)
Address and Control Input setup
Address and Control Input hold time(slow)
Data-out high impedence time from CK/CK
Data-out low impedence time from CK/CK
Mode register set cycle time
DQ & DM setup time to DQS
tCH
tCL
tCK
tCK
ns
ns
ns
tCK
tCK
tCK
ns
tCK
tCK
tCK
tCK
tCK
ns
ns
ns
ns
ns
ns
ns
ns
ns
tDQSCK
tAC
tDQSQ
tRPRE
tRPST
tDQSS
tWPRES
tWPRE
tDSS
tDSH
tDQSH
tDQSL
tIS
tIH
tIS
tIH
tHZ
tLZ
tMRD
tDS
0.5
1.1
0.6
22
13
15, 17~19
15, 17~19
16~19
16~19
11
11
+0.65
+0.65
+0.7
+0.7
+0.75
+0.75
j, k
DQ & DM hold time to DQS
tDH
0.4
0.45
0.5
0.5
j, k
Control & Address input pulse width
DQ & DM input pulse width
Exit self refresh to non-Read command
Exit self refresh to read command
Refresh interval time
tIPW
tDIPW
tXSNR
tXSRD
tREFI
2.2
1.75
75
200
2.2
1.75
75
200
2.2
1.75
75
200
2.2
1.75
75
200
ns
ns
ns
tCK
us
18
18
7.8
7.8
7.8
7.8
14
Output DQS valid window
tQH
tHP
-tQHS
tCLmn
or tCHmn
-
tHP
-tQHS
tCLmn
or tCHmn
-
tHP
-tQHS
tCLmn
or tCHmn
-
tHP
-tQHS
tCLmn
or tCHmn
-
ns
21
Clock half period
tHP
-
-
-
-
ns
20, 21
Data hold skew factor
DQS write postamble time
Active to Read with Auto precharge
command
tQHS
tWPST
0.5
0.6
0.55
0.6
0.75
0.6
0.75
0.6
ns
tCK
21
12
0.4
0.4
0.4
0.4
tRAP
15
18
20
20
Autoprecharge write recovery +
Precharge time
tDAL
(tWR/tCK)
+
(tRP/tCK)
(tWR/tCK)
+
(tRP/tCK)
(tWR/tCK)
+
(tRP/tCK)
(tWR/tCK)
+
(tRP/tCK)
tCK
23
12.0 AC Timming Parameters & Specifications
相关PDF资料 |
PDF描述 |
|---|---|
| M470L2923DV0-LB0 | DDR SDRAM Unbuffered Module 18 4 pin Unbuffered Module based on 512Mb D-die 66 TSOP-II & 54 sTSOP-II with Pb-Free (RoHS compliant) |
| M470L2923DV0-LB3 | DDR SDRAM Unbuffered Module 18 4 pin Unbuffered Module based on 512Mb D-die 66 TSOP-II & 54 sTSOP-II with Pb-Free (RoHS compliant) |
| M470L2923DV0-LCC | DDR SDRAM Unbuffered Module 18 4 pin Unbuffered Module based on 512Mb D-die 66 TSOP-II & 54 sTSOP-II with Pb-Free (RoHS compliant) |
| M470L3324DU0 | DDR SDRAM Unbuffered Module 18 4 pin Unbuffered Module based on 512Mb D-die 66 TSOP-II & 54 sTSOP-II with Pb-Free (RoHS compliant) |
| M470L3324DU0-CA2 | DDR SDRAM Unbuffered Module 18 4 pin Unbuffered Module based on 512Mb D-die 66 TSOP-II & 54 sTSOP-II with Pb-Free (RoHS compliant) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M470L2923DV0-LB0 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:DDR SDRAM Unbuffered Module 18 4 pin Unbuffered Module based on 512Mb D-die 66 TSOP-II & 54 sTSOP-II with Pb-Free (RoHS compliant) |
| M470L2923DV0-LB3 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:DDR SDRAM Unbuffered Module 18 4 pin Unbuffered Module based on 512Mb D-die 66 TSOP-II & 54 sTSOP-II with Pb-Free (RoHS compliant) |
| M470L2923DV0-LCC | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:DDR SDRAM Unbuffered Module 18 4 pin Unbuffered Module based on 512Mb D-die 66 TSOP-II & 54 sTSOP-II with Pb-Free (RoHS compliant) |
| M470L3223DT0 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:256MB DDR SDRAM MODULE |
| M470L3223DT0-CA0 | 制造商:SAMSUNG 制造商全称:Samsung semiconductor 功能描述:256MB DDR SDRAM MODULE |
发布紧急采购，3分钟左右您将得到回复。