- 您现在的位置：买卖IC网 > PDF目录45052 > M48T59V-70MH6TR (STMICROELECTRONICS) 0 TIMER(S), REAL TIME CLOCK, PDSO28 PDF资料下载
参数资料
| 型号： | M48T59V-70MH6TR |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 时钟/数据恢复及定时提取 |
| 英文描述： | 0 TIMER(S), REAL TIME CLOCK, PDSO28 |
| 封装： | 0.330 INCH, PLASTIC, SOH-28 |
| 文件页数： | 3/29页 |
| 文件大小： | 440K |
| 代理商： | M48T59V-70MH6TR |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页
11/29
M48T59, M48T59Y, M48T59V*
CLOCK OPERATIONS
Reading the Clock
Updates to the TIMEKEEPER registers should
be halted before clock data is read to prevent
reading data in transition. The BiPORT TIME-
KEEPER cells in the RAM array are only data reg-
isters and not the actual clock counters, so
updating the registers can be halted without dis-
turbing the clock itself.
Updating is halted when a '1' is written to the
READ Bit, D6 in the Control register (1FF8h). As
long as a '1' remains in that position, updating is
halted. After a halt is issued, the registers reflect
the count; that is, the day, date, and the time that
were current at the moment the halt command was
issued.
All of the TIMEKEEPER registers are updated si-
multaneously. A halt will not interrupt an update in
progress. Updating is within a second after the bit
is reset to a '0.'
Setting the Clock
Bit D7 of the Control register (1FF8h) is the
WRITE Bit. Setting the WRITE Bit to a '1,' like the
READ Bit, halts updates to the TIMEKEEPER reg-
isters. The user can then load them with the cor-
rect day, date, and time data in 24 hour BCD
format (see Table 5, page 12). Resetting the
WRITE Bit to a '0' then transfers the values of all
time registers (1FF9h-1FFFh) to the actual TIME-
KEEPER counters and allows normal operation to
resume. After the WRITE Bit is reset, the next
clock update will occur within approximately one
second.
See the Application Note AN923, “TIMEKEEPER
Rolling Into the 21st Century” for information on
Century Rollover.
Note: Upon power-up following a power failure,
both the WRITE Bit and the READ Bit will be reset
to '0.'
Stopping and Starting the Oscillator
The oscillator may be stopped at any time. If the
device is going to spend a significant amount of
time on the shelf, the oscillator can be turned off to
minimize current drain on the battery. The STOP
Bit is the MSB of the seconds register. Setting it to
a '1' stops the oscillator. The M48T59/Y/V in the
DIP package is shipped from STMicroelectronics
with the STOP Bit set to a '1.' When reset to a '0,'
the M48T59/Y/V oscillator starts within one sec-
ond.
Note: It is not necessary to set the WRITE Bit
when setting or resetting the FREQUENCY TEST
Bit (FT), the STOP Bit (ST) or the CENTURY EN-
ABLE Bit (CEB).
相关PDF资料 |
PDF描述 |
|---|---|
| M48T59Y-70MH6F | REAL TIME CLOCK, PDSO28 |
| M48T86MH1E | 1 TIMER(S), REAL TIME CLOCK, PDSO28 |
| M4T32-BR12SH1 | 1 TIMER(S), REAL TIME CLOCK, DSS4 |
| M50734FP-10 | 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP72 |
| M50734SP | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M48T59V-70PC1 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:5.0 or 3.3 V, 64 Kbit (8 Kbit x 8) TIMEKEEPER? SRAM |
| M48T59V-70PC1E | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:5.0 or 3.3 V, 64 Kbit (8 Kbit x 8) TIMEKEEPER? SRAM |
| M48T59V-70PC1F | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:5.0 or 3.3 V, 64 Kbit (8 Kbit x 8) TIMEKEEPER? SRAM |
| M48T59V-70PC1TR | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:64 Kbit 8Kb x8 TIMEKEEPER SRAM |
| M48T59V-70PC6 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:64 Kbit 8Kb x8 TIMEKEEPER SRAM |
发布紧急采购，3分钟左右您将得到回复。