- 您现在的位置：买卖IC网 > PDF目录19693 > M5-192/120-12YC/1 (Lattice Semiconductor Corporation)IC CPLD ISP 192MC 120IO 160PQFP PDF资料下载
参数资料
| 型号： | M5-192/120-12YC/1 |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 39/42页 |
| 文件大小： | 0K |
| 描述： | IC CPLD ISP 192MC 120IO 160PQFP |
| 标准包装： | 24 |
| 系列： | MACH® 5 |
| 可编程类型： | 系统内可编程 |
| 最大延迟时间 tpd(1)： | 12.0ns |
| 电压电源 - 内部： | 4.75 V ~ 5.25 V |
| 宏单元数： | 192 |
| 输入/输出数： | 120 |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 160-BQFP |
| 供应商设备封装： | 160-PQFP（28x28） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页当前第39页第40页第41页第42页
6
MACH 5 Family
Macrocells
The macrocells for MACH 5 devices consist of a storage element which can be configured for combinatorial,
registered or latched operation (Figure 3). The D-type flip-flops can be configured as T-type, J-K, or S-R
operation through the use of the XOR gate associated with each macrocell.
Each PAL block has the capability to provide two input registers by using macrocells 0 and 15. In order to use
this option, these macrocells must be accessed via the I/O pins associated with macrocells 3 and 12,
respectively. Once the macrocell is used as an input register, it cannot be used for logic, so its clusters can be
re-directed through the logic allocator to another macrocell. The
I/O pins associated with macrocells 0 and 15 can still be used as input pins. Although the I/O pins for
macrocells 3 and 12 are used to connect to the input registers, these macrocells can still be used as “buried”
macrocells to drive device logic via the matrix.
Control Generator
The control generator provides four configurable clock lines and three configurable set/reset lines to each
macrocell in a PAL block. Any of the four clock lines and any of the three set/reset lines can be independently
selected by any flip-flop within a block. The clock lines can be configured to provide synchronous global (pin)
clocks and asynchronous product term clocks, sum term clocks, and latch enables (Figure 4). Three of the four
global clocks, as well as two product-term clocks and one sum-term clock, are available per PAL block. Positive
or negative edge clocking is available as well as advanced clocking features such as
complementary and
biphase clocking. Complementary clocking provides two clock lines exactly 180 degrees out of phase, and is
useful in applications such as fast data paths. A biphase clock line clocks flip-flops on both the positive and
negative edges of the clock. The configuration options for the four clock lines per PAL block are as follows:
Clock Line 0 Options
◆ Global clock (0, 1, 2, or 3) with positive or negative edge clock enable
◆ Product-term clock (A*B*C)
◆ Sum-term clock (A+B+C)
Clock Line 1 Options
◆ Global clock (0, 1, 2, or 3) with positive edge clock enable
◆ Global clock (0, 1, 2, or 3) with negative edge clock enable
Logic
Allocator
5-8
Clusters/
MC
Prog. Polarity
Mode
Selection
Control
Bus
Macrocell
D
Q
20446G-003
Figure 3. Macrocell Diagram
Select
devices
have
been
discontinued.
See
Ordering
Information
section
for
product
status.
相关PDF资料 |
PDF描述 |
|---|---|
| TC74A5-3.3VCTTR | IC DGTL THERM SNSR 3.3V SOT23A-5 |
| V72A48E400BL2 | CONVERTER MOD DC/DC 48V 400W |
| HSC40DRTF | CONN EDGECARD 80POS DIP .100 SLD |
| V72A48E400B3 | CONVERTER MOD DC/DC 48V 400W |
| M5LV-128/68-7VI | IC CPLD 128MC 68I/O 100TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M51923 | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL COMPARATOR |
| M51923FP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:DUAL COMPARATOR |
| M51923P | 制造商:RENESAS 制造商全称:Renesas Technology Corp 功能描述:DUAL COMPARATOR |
| M51924FP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:QUAD COMPARATOR |
| M51924P | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:QUAD COMPARATOR |
发布紧急采购，3分钟左右您将得到回复。