参数资料
型号: M5LV-128/120-7YC
厂商: Lattice Semiconductor Corporation
文件页数: 4/42页
文件大小: 0K
描述: IC CPLD 128MC 120I/O 160PQFP
标准包装: 24
系列: MACH® 5
可编程类型: 系统内可编程
最大延迟时间 tpd(1): 7.5ns
电压电源 - 内部: 3 V ~ 3.6 V
宏单元数: 128
输入/输出数: 120
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 160-BQFP
供应商设备封装: 160-PQFP(28x28)
包装: 托盘
12
MACH 5 Family
SECURITY BIT
A programmable security bit is provided on the MACH 5 devices as a deterrent to unauthorized copying of
the array configuration patterns. Once programmed, this bit defeats readback of the programmed pattern by
a device programmer, securing proprietary designs from competitors. Programming and verification are also
defeated by the security bit. The bit can only be reset by erasing the entire device.
Select
devices
have
been
discontinued.
See
Ordering
Information
section
for
product
status.
相关PDF资料
PDF描述
RYM06DRSD CONN EDGECARD 12POS DIP .156 SLD
GRM32ER61C476ME15L CAP CER 47UF 16V 20% X5R 1210
MIC5206-2.85BM5 TR IC REG LDO 2.85V .15A SOT23-5
TRJA154M035RRJ CAP TANT 0.15UF 35V 20% 1206
VI-BT1-CY-F3 CONVERTER MOD DC/DC 12V 50W
相关代理商/技术参数
参数描述
M5LV-256/104-10AC 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:Fifth Generation MACH Architecture
M5LV-256/104-10AI 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:Fifth Generation MACH Architecture
M5LV-256/104-10HC 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:Fifth Generation MACH Architecture
M5LV-256/104-10HI 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:Fifth Generation MACH Architecture
M5LV-256/104-10VC 功能描述:CPLD - 复杂可编程逻辑器件 PROGRAM HI DENSITY CPLD RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100