- 您现在的位置：买卖IC网 > PDF目录19688 > M5LV-128/74-5VC (Lattice Semiconductor Corporation)IC CPLD 128MC 74I/O 100TQFP PDF资料下载
参数资料
| 型号： | M5LV-128/74-5VC |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 3/42页 |
| 文件大小： | 0K |
| 描述： | IC CPLD 128MC 74I/O 100TQFP |
| 标准包装： | 90 |
| 系列： | MACH® 5 |
| 可编程类型： | 系统内可编程 |
| 最大延迟时间 tpd(1)： | 5.5ns |
| 电压电源 - 内部： | 3 V ~ 3.6 V |
| 宏单元数： | 128 |
| 输入/输出数： | 74 |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-LQFP |
| 供应商设备封装： | 100-TQFP（14x14） |
| 包装： | 托盘 |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页
MACH 5 Family
11
SAFE FOR MIXED SUPPLY VOLTAGE SYSTEM DESIGNS 1
Both the 3.3-V and 5-V VCC MACH 5 devices are safe for mixed supply voltage system designs. The 5-V
devices will not overdrive 3.3-V devices above the output voltage of 3.3 V, while they accept inputs from other
3.3-V devices. The 3.3-V devices will accept inputs up to 5.5 V. Both the 3.3-V and 5-V versions have the same
high-speed performance and provide easy-to-use mixed-voltage design capability.
Note:
1.
Excludes original M5-128, M5-192, and M5-256 while M5-128/1, M3-192/1 and M5-256/1 are supported. Please refer to Application Note titled “Hot
Socketing and Mixed Supply Design with MACH 4 and MACH 5 Devices”.
BUS-FRIENDLY INPUTS AND I/OS
All MACH 5 devices have inputs and I/Os which feature the Bus-Friendly circuitry incorporating two
inverters in series which loop back to the input. This double inversion weakly holds the input at its last driven
logic state. While it is a good design practice to tie unused pins to a known state, the Bus-Friendly input
structure pulls pins away from the input threshold voltage where noise can cause high-frequency switching. At
power-up, the Bus-Friendly latches are reset to a logic level “1.” For the circuit diagram, please refer to the
document entitled MACH Endurance Characteristics on the Lattice Data Book CD-ROM or Lattice web site.
POWER MANAGEMENT
There are 4 power/speed options in each MACH 5 PAL block (Table 5). The speed and power tradeoff can
be tailored for each design. The signal speed paths in the lower-power PAL blocks will be slower than those
in the higher-power PAL blocks. This feature allows speed critical paths to run at maximum frequency while
the rest of the signal paths operate in a lower-power mode. In large designs, there may be several different
speed requirements for different portions of the design.
PROGRAMMABLE SLEW RATE
Each MACH 5 device I/O has an individually programmable output slew rate control bit. Each output can be
individually configured for the higher speed transition (3 V/ns) or for the lower noise transition (1 V/ns). For
high-speed designs with long, unterminated traces, the slow-slew rate will introduce fewer reflections, less
noise, and keep ground bounce to a minimum. For designs with short traces or well terminated lines, the fast
slew rate can be used to achieve the highest speed. The slew rate is adjusted independent of power.
POWER-UP RESET/SET
All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to
SET on a signal from the control generator, then that macrocell will be SET during device power-up. If a
macrocell is configured to RESET on a signal from the control generator or is not configured for set/reset,
then that macrocell will RESET on power-up. To guarantee initialization values, the VCC rise must be
monotonic and the clock must be inactive until the reset delay time has elapsed.
Table 5. Power Levels
High Speed/High Power
100% Power
Medium High Speed/Medium High Power
67% Power
Medium Low Speed/Medium Low Power
40% Power
Low Speed/Low Power
20% Power
Select
devices
have
been
discontinued.
See
Ordering
Information
section
for
product
status.
相关PDF资料 |
PDF描述 |
|---|---|
| MIC5206-3.6BMM TR | IC REG LDO 3.6V .15A 8-MSOP |
| VE-20M-CY-F2 | CONVERTER MOD DC/DC 10V 50W |
| VE-20L-CY-F4 | CONVERTER MOD DC/DC 28V 50W |
| VE-20L-CY-F3 | CONVERTER MOD DC/DC 28V 50W |
| 171-050-113R001 | CONN DB50 MALE DIP SOLDER NICKEL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M5LV-256/104-10AC | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:Fifth Generation MACH Architecture |
| M5LV-256/104-10AI | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:Fifth Generation MACH Architecture |
| M5LV-256/104-10HC | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:Fifth Generation MACH Architecture |
| M5LV-256/104-10HI | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:Fifth Generation MACH Architecture |
| M5LV-256/104-10VC | 功能描述:CPLD - 复杂可编程逻辑器件 PROGRAM HI DENSITY CPLD RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100 |
发布紧急采购，3分钟左右您将得到回复。