参数资料
型号: M5LV-512/256-7SAC
厂商: Lattice Semiconductor Corporation
文件页数: 3/42页
文件大小: 0K
描述: IC CPLD 512MC 256I/O 352SBGA
标准包装: 24
系列: MACH® 5
可编程类型: 系统内可编程
最大延迟时间 tpd(1): 7.5ns
电压电源 - 内部: 3 V ~ 3.6 V
宏单元数: 512
输入/输出数: 256
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 352-LBGA
供应商设备封装: 352-SBGA(35x35)
包装: 托盘
MACH 5 Family
11
SAFE FOR MIXED SUPPLY VOLTAGE SYSTEM DESIGNS 1
Both the 3.3-V and 5-V VCC MACH 5 devices are safe for mixed supply voltage system designs. The 5-V
devices will not overdrive 3.3-V devices above the output voltage of 3.3 V, while they accept inputs from other
3.3-V devices. The 3.3-V devices will accept inputs up to 5.5 V. Both the 3.3-V and 5-V versions have the same
high-speed performance and provide easy-to-use mixed-voltage design capability.
Note:
1.
Excludes original M5-128, M5-192, and M5-256 while M5-128/1, M3-192/1 and M5-256/1 are supported. Please refer to Application Note titled “Hot
Socketing and Mixed Supply Design with MACH 4 and MACH 5 Devices”.
BUS-FRIENDLY INPUTS AND I/OS
All MACH 5 devices have inputs and I/Os which feature the Bus-Friendly circuitry incorporating two
inverters in series which loop back to the input. This double inversion weakly holds the input at its last driven
logic state. While it is a good design practice to tie unused pins to a known state, the Bus-Friendly input
structure pulls pins away from the input threshold voltage where noise can cause high-frequency switching. At
power-up, the Bus-Friendly latches are reset to a logic level “1.” For the circuit diagram, please refer to the
document entitled MACH Endurance Characteristics on the Lattice Data Book CD-ROM or Lattice web site.
POWER MANAGEMENT
There are 4 power/speed options in each MACH 5 PAL block (Table 5). The speed and power tradeoff can
be tailored for each design. The signal speed paths in the lower-power PAL blocks will be slower than those
in the higher-power PAL blocks. This feature allows speed critical paths to run at maximum frequency while
the rest of the signal paths operate in a lower-power mode. In large designs, there may be several different
speed requirements for different portions of the design.
PROGRAMMABLE SLEW RATE
Each MACH 5 device I/O has an individually programmable output slew rate control bit. Each output can be
individually configured for the higher speed transition (3 V/ns) or for the lower noise transition (1 V/ns). For
high-speed designs with long, unterminated traces, the slow-slew rate will introduce fewer reflections, less
noise, and keep ground bounce to a minimum. For designs with short traces or well terminated lines, the fast
slew rate can be used to achieve the highest speed. The slew rate is adjusted independent of power.
POWER-UP RESET/SET
All flip-flops power up to a known state for predictable system initialization. If a macrocell is configured to
SET on a signal from the control generator, then that macrocell will be SET during device power-up. If a
macrocell is configured to RESET on a signal from the control generator or is not configured for set/reset,
then that macrocell will RESET on power-up. To guarantee initialization values, the VCC rise must be
monotonic and the clock must be inactive until the reset delay time has elapsed.
Table 5. Power Levels
High Speed/High Power
100% Power
Medium High Speed/Medium High Power
67% Power
Medium Low Speed/Medium Low Power
40% Power
Low Speed/Low Power
20% Power
Select
devices
have
been
discontinued.
See
Ordering
Information
section
for
product
status.
相关PDF资料
PDF描述
RPE5C1H1R0C2P1B03B CAP CER 1PF 50V RADIAL
ECC13DRXI CONN EDGECARD 26POS DIP .100 SLD
EMM02DSXN CONN EDGECARD 4POS DIP .156 SLD
HSM28DRAN CONN EDGECARD 56POS R/A .156 SLD
M5LV-512/256-10SAI IC CPLD 512MC 256I/O 352SBGA
相关代理商/技术参数
参数描述
M5M 功能描述:XLR 连接器 5P ADAPT RECEPTACLE RoHS:否 制造商:Neutrik 标准:Standard XLR 产品类型:Connectors 型式:Female 位置/触点数量:3 端接类型:Solder 安装风格:Cable 方向:Vertical
M-5M 制造商:SMC 功能描述:Fitting manifold 9 port Rc1/8 to M5
M5M1 制造商:未知厂家 制造商全称:未知厂家 功能描述:MEDIUM CURRENT SILICON RECTIFIERS
M5M27C102J15 制造商:MITSUBISHI 功能描述:*
M5M27C102JK-15 制造商:Mitsubishi Electric 功能描述: