- 您现在的位置：买卖IC网 > PDF目录180233 > M5M5V408BTP-85H 512K X 8 STANDARD SRAM, 85 ns, PDSO32 PDF资料下载
参数资料
| 型号： | M5M5V408BTP-85H |
| 元件分类： | SRAM |
| 英文描述： | 512K X 8 STANDARD SRAM, 85 ns, PDSO32 |
| 封装： | 0.400 INCH, TSOP2-32 |
| 文件页数： | 8/12页 |
| 文件大小： | 224K |
| 代理商： | M5M5V408BTP-85H |
M5M5V408BFP,TP,KV
rev. 3.0e, Feb. 12, 2001
4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM
MITSUBISHI LSIs
FUNCTION TABLE
BLOCK DIAGRAM
2
Mode
DQ
Icc
S#
W#
OE#
Write
Read
H
L
X
L
H
X
Non selection
High-impedance
Active
Standby
Read
A4
A5
A6
A7
A12
A14
A16
A17
A18
A11
A9
A8
12
A0
11
A1
10
A2
9
A3
A13
25
26
27
28
8
7
6
5
4
3
2
30
1
A15
31
A10
23
DQ1
DQ2
DQ3
DQ4
VCC
(3V)
GND
(0V)
W#
OE#
DQ5
DQ6
DQ7
DQ8
S#
24
13
14
15
17
32
22
18
19
20
21
29
16
Data input (D)
Active
MEMORY ARRAY
524288
WORDS
x 8
BITS
CLOCK
GENERATOR
FUNCTION
The M5M5408BFP,TP,KV is organized as 524,288-words
by 8-bit. These dev ices operate on a single +2.7~3.6V
power supply, and are directly TTL compatible to both
input and output. Its f ully static circuit needs no clocks
and no ref resh, and makes it usef ul.
A write operation is executed during the S# low and W#
low ov erlap time. The address(A0~A18) must be set up
bef ore the write cyc le
A read operation is executed by s etting W# at a high
lev el and OE# at a low lev el while S# are in an active
When setting S# at a high lev el, the chips are in a non-
selectable mode in which both reading and writing are
disabled. In this mode, the output stage is in a high-
impedance state, allowing OR-tie with other chips. Setting
the OE# at a high lev el,the output stage is in a high-
impedance state, and the data bus contention problem in
the write cyc le is eliminated.
The power supply c urrent is reduced as low as 0.3
A(25
°C, ty pical), and the memory data can be held at
+2V power supply , enabling battery back-up operation
during power f ailure or power-down operation in the non-
Data output (Q)
20
19
18
17
1
2
3
4
16
15
14
13
12
11
10
9
6
7
31
32
21
22
23
25
8
30
26
27
28
29
5
24
M5M5V408BKV
M5M5V408BFP/TP
M5M5V408BKV
M5M5V408BFP/TP
note: "H" and "L" in this table mean VIH and VIL, respectiv ely . "X" in this table should be "H" or "L".
相关PDF资料 |
PDF描述 |
|---|---|
| M5M5V416CWG-70HI | 256K X 16 STANDARD SRAM, 70 ns, PBGA48 |
| M5R24TLJ800.0000MHZ | CRYSTAL OSCILLATOR, CLOCK, 800 MHz, LVDS OUTPUT |
| M5R28TPJ-R800.0000MHZ | CRYSTAL OSCILLATOR, CLOCK, 800 MHz, PECL OUTPUT |
| M5R75XQJ0.7500MHZ | CRYSTAL OSCILLATOR, CLOCK, 0.75 MHz, PECL OUTPUT |
| M5R18THJ-R0.7500MHZ | CRYSTAL OSCILLATOR, CLOCK, 0.75 MHz, LVDS OUTPUT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M5M5V408BTP-85HI | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM |
| M5M5V408BTP-85HW | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM |
| M5M5V408BTP-85L | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM |
| M5M5V408BTP-85LI | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM |
| M5M5V408BTP-85LW | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:4194304-BIT (524288-WORD BY 8-BIT) CMOS STATIC RAM |
发布紧急采购，3分钟左右您将得到回复。