- 您现在的位置：买卖IC网 > PDF目录383305 > M5M5Y5672TG-22 (Mitsubishi Electric Corporation) 18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM PDF资料下载
参数资料
| 型号： | M5M5Y5672TG-22 |
| 厂商： | Mitsubishi Electric Corporation |
| 英文描述： | 18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM |
| 中文描述： | 18874368位（262144 - Word的72位）网络的SRAM |
| 文件页数： | 25/27页 |
| 文件大小： | 240K |
| 代理商： | M5M5Y5672TG-22 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页
MITSUBISHI LSIs
M5M5Y5672TG – 25,22,20
18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM
25
MITSUBISHI
ELECTRIC
Advanced Information
M5M5Y5672TG REV.0.1
JTAG TAP INSTRUCTION SET SUMMARY
Instruction
Code
Description
EXTEST-A
000
Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.
This SRAM implements an Clock Assisted EXTEST function. Not 1149.1 Compliant.
Preloads ID Register and places it between TDI and TDO
Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.
Forces all Data and Clock output drivers to High-Z
Do not use this instruction; Reserved for Future Use.
Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.
Do not use this instruction; Reserved for Future Use.
Do not use this instruction; Reserved for Future Use.
Places the BYPASS Register between TDI and TDO.
IDCODE
001
SAMPLE-Z
010
RFU
011
100
101
110
111
SAMPLE/PRELOAD
RFU
RFU
BYPASS
STRUCTURE OF IDENTIFICATION REGISTER
Device Information
Capacity
Revision
V
DD
Function
Width
Gen.
JEDEC Vendor Code of MITSUBISHI
Bit No.
M5M5W5672
31
0 0 0 0 0 1 0 0 1 0 1 0 1 0 0 1 0 1 0 0 0 0 0 0 0 0 1 1 1 0 0 1
MSB
Note38. Bit of Device Information “Gen.(Generation)” means
Bit No.
13
12
1
st
Generation
0
0
2
nd
Generation
0
1
3
rd
Generation
1
0
Note39. Bit of Device Information ”Width” means
Bit No.
16
15
14
X16
0
0
0
X18
0
0
1
X32
0
1
0
X36
0
1
1
X64
1
0
0
X72
1
0
1
Note40. Bit of Device Information ”Function” means
Bit No.
20
19
18
17
Network SRAM
0
1
0
0
PB
0
0
0
1
Note41. Bit of Device Information ”Capacity” means
Bit No.
24
23
22
21
1M or 1.15M
0
0
0
1
2M or 2.3M
0
0
1
0
4M or 4.5M
0
0
1
1
8M or 9M
0
1
0
0
16M or 18M
0
1
0
1
32M or 36M
0
1
1
0
Note42. Bit of Device Information ”V
DD
” means
Bit No.
27
26
25
3.3V
0
0
0
2.5V
0
0
1
1.8V
0
1
0
1.5V
0
1
1
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
LSB
相关PDF资料 |
PDF描述 |
|---|---|
| M5M5Y5672TG-25 | 18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM |
| M5M5Y816WG-70HI | 8388608-BIT (524288-WORD BY 16-BIT) CMOS STATIC RAM |
| M5M5Y816WG-85HI | 8388608-BIT (524288-WORD BY 16-BIT) CMOS STATIC RAM |
| M5M82C59AFP | The M5M82C59AFP,-2 is programmable LSI Interupt control |
| M5M82C59AFP-2 | The M5M82C59AFP,-2 is programmable LSI Interupt control |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M5M80011A | 制造商:Mitsubishi Electric 功能描述: |
| M5M82C54P | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:CMOS PROGRAMMABLE INTERVAL TIMER |
| M5M82C54P-6 | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:CMOS PROGRAMMABLE INTERVAL TIMER |
| M5M82C55AFP2 | 制造商:Panasonic Industrial Company 功能描述:IC |
| M5M82C59AFP | 制造商:MITSUBISHI 制造商全称:Mitsubishi Electric Semiconductor 功能描述:The M5M82C59AFP,-2 is programmable LSI Interupt control |
发布紧急采购，3分钟左右您将得到回复。