- 您现在的位置：买卖IC网 > PDF目录80335 > M74HC259M1R (STMICROELECTRONICS) HC/UH SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDSO16 PDF资料下载
参数资料
| 型号： | M74HC259M1R |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 锁存器 |
| 英文描述： | HC/UH SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDSO16 |
| 封装： | SOP-16 |
| 文件页数： | 1/13页 |
| 文件大小： | 555K |
| 代理商： | M74HC259M1R |
1/13
July 2001
s
HIGH SPEED :
tPD = 20 ns (TYP.) at VCC = 6V
s
LOW POWER DISSIPATION:
ICC =4A(MAX.) at TA=25°C
s
HIGH NOISE IMMUNITY:
VNIH = VNIL = 28 % VCC (MIN.)
s
SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 4mA (MIN)
s
BALANCED PROPAGATION DELAYS:
tPLH tPHL
s
WIDE OPERATING VOLTAGE RANGE:
VCC (OPR) = 2V to 6V
s
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 259
DESCRIPTION
The M74HC259 is an high speed CMOS 8 BIT
ADDRESSABLE LATCH fabricated with silicon
gate C2MOS technology.
The M74HC259 has single data input (D) 8 latch
outputs (Q0-Q7), 3 address inputs (A, B, and C),
common enable input (E), and a common CLEAR
input. To operate this device as an addressable
latch, data is held on the D input, and the address
of the latch into which the data is to be entered is
held on the A, B, and C inputs. When ENABLE is
taken low the data flows through to the addresses
output. The data is stored on the positive-going
edge of the ENABLE pulse. All unaddressed
latches will remain unaffected. With ENABLE in
the high state the device is deselected and all
latches remain in their previous state, unaffected
by changes on the data or address inputs. To
eliminate the possibility of entering erroneous data
into the latches, the ENABLE should be held high
(inactive) while the address lines are changing. If
ENABLE is held high and CLEAR is taken low all
eight latches are cleared to the low state. If
ENABLE is low all latches except the addressed
latch will be cleared. The addressed latch will
instead
follow
the
D
input,
effectively
implementing a 3-to-8 line decoder.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
M74HC259
8 BIT ADDRESSABLE LATCH
PIN CONNECTION AND IEC LOGIC SYMBOLS
ORDER CODES
PACKAGE
TUBE
T & R
DIP
M74HC259B1R
SOP
M74HC259M1R
M74HC259RM13TR
TSSOP
M74HC259TTR
TSSOP
DIP
SOP
相关PDF资料 |
PDF描述 |
|---|---|
| MK1707SLF | 1707 SERIES, PLL BASED CLOCK DRIVER, 1 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8 |
| MDFDPGM-TTL-30-45F | PULSE GENERATOR DELAY LINE, TRUE OUTPUT, DIP4 |
| MDFDPGM-TTL-30-45J | PULSE GENERATOR DELAY LINE, TRUE OUTPUT, DSO4 |
| MPC962309EF-1H | 962309 SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| M54HC191F1 | HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, CDIP16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M74HC259RM13TR | 功能描述:闭锁 8-Bit Addrsble Latch RoHS:否 制造商:Micrel 电路数量:1 逻辑类型:CMOS 逻辑系列:TTL 极性:Non-Inverting 输出线路数量:9 高电平输出电流: 低电平输出电流: 传播延迟时间: 电源电压-最大:12 V 电源电压-最小:5 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:SOIC-16 封装:Reel |
| M74HC259TTR | 功能描述:闭锁 8B ADDRESSABLE LATCH RoHS:否 制造商:Micrel 电路数量:1 逻辑类型:CMOS 逻辑系列:TTL 极性:Non-Inverting 输出线路数量:9 高电平输出电流: 低电平输出电流: 传播延迟时间: 电源电压-最大:12 V 电源电压-最小:5 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:SOIC-16 封装:Reel |
| M74HC259YRM13TR | 功能描述:D-Type, Addressable 1 Channel 1:8 IC Standard 16-SO 制造商:stmicroelectronics 系列:汽车级，AEC-Q100，74HC 包装:剪切带（CT） 零件状态:有效 逻辑类型:D 型，可寻址 电路:1：8 输出类型:标准 电压 - 电源:2 V ~ 6 V 独立电路:1 延迟时间 - 传播:15ns 电流 - 输出高，低:5.2mA，5.2mA 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:16-SOIC（0.154"，3.90mm 宽） 供应商器件封装:16-SO 标准包装:1 |
| M74HC259YTTR | 功能描述:D-Type, Addressable 1 Channel 1:8 IC Standard 16-TSSOP 制造商:stmicroelectronics 系列:汽车级，AEC-Q100，74HC 包装:剪切带（CT） 零件状态:有效 逻辑类型:D 型，可寻址 电路:1：8 输出类型:标准 电压 - 电源:2 V ~ 6 V 独立电路:1 延迟时间 - 传播:15ns 电流 - 输出高，低:5.2mA，5.2mA 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商器件封装:16-TSSOP 标准包装:1 |
| M74HC266 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:QUAD EXCLUSIVE NOR GATE WITH OPEN DRAIN |
发布紧急采购，3分钟左右您将得到回复。