- 您现在的位置：买卖IC网 > PDF目录359119 > M95080-WDW6T (意法半导体) Octal Edge-Triggered D-Type Flip-Flops with 3-State Outputs 20-SOIC -40 to 85 PDF资料下载
参数资料
| 型号： | M95080-WDW6T |
| 厂商： | 意法半导体 |
| 英文描述： | Octal Edge-Triggered D-Type Flip-Flops with 3-State Outputs 20-SOIC -40 to 85 |
| 中文描述： | 16Kbit和8Kbit SPI总线串行EEPROM的高速时钟 |
| 文件页数： | 7/39页 |
| 文件大小： | 590K |
| 代理商： | M95080-WDW6T |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页
7/39
M95640, M95320
CONNECTING TO THE SPI BUS
These devices are fully compatible with the SPI
protocol.
All instructions, addresses and input data bytes
are shifted in to the device, most significant bit
first. The Serial Data Input (D) is sampled on the
first rising edge of the Serial Clock (C) after Chip
Select (S) goes Low.
All output data bytes are shifted out of the device,
most significant bit first. The Serial Data Output
(Q) is latched on the first falling edge of the Serial
Clock (C) after the instruction (such as the Read
from Memory Array and Read Status Register in-
structions) have been clocked into the device.
Figure 5 shows three devices, connected to an
MCU, on a SPI bus. Only one device is selected at
a time, so only one device drives the Serial Data
Output (Q) line at a time, all the others being high
impedance.
Figure 5. Bus Master and Memory Devices on the SPI Bus
Note: 1. The Write Protect (W) and Hold (HOLD) signals should be driven, High or Low as appropriate.
SPI Modes
These devices can be driven by a microcontroller
with its SPI peripheral running in either of the two
following modes:
– CPOL=0, CPHA=0
– CPOL=1, CPHA=1
For these two modes, input data is latched in on
the rising edge of Serial Clock (C), and output data
is available from the falling edge of Serial Clock
(C).
The difference between the two modes, as shown
in Figure 6, is the clock polarity when the bus mas-
ter is in Stand-by mode and not transferring data:
– C remains at 0 for (CPOL=0, CPHA=0)
– C remains at 1 for (CPOL=1, CPHA=1)
AI03746D
Bus Master
(ST6, ST7, ST9,
ST10, Others)
SPI Memory
Device
SDO
SDI
SCK
C
Q
D
S
SPI Memory
Device
C
Q
D
S
SPI Memory
Device
C
Q
D
S
CS3
CS2
CS1
SPI Interface with
(CPOL, CPHA) =
(0, 0) or (1, 1)
W
HOLD
W
HOLD
W
HOLD
相关PDF资料 |
PDF描述 |
|---|---|
| M95080-WMB3 | 16Kbit and 8Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95080-WMB3T | 16Kbit and 8Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95080-WMB6 | 16Kbit and 8Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95080-WMB6T | 16Kbit and 8Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95080-WMN3T | 64/32/16/8 Kbit Serial SPI Bus EEPROM With High Speed Clock |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M95080-WDW6TP | 功能描述:电可擦除可编程只读存储器 2.5 V to 5.5V 8K RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| M95080-WDW6TP/S | 制造商:STMicroelectronics 功能描述:EEPROM SERL-SPI 8KBIT 1KX8 3.3V/5V 8TSSOP - Tape and Reel |
| M95080-WMB6TG | 功能描述:电可擦除可编程只读存储器 2.5 V to 5.5V 8K RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| M95080-WMN3 | 功能描述:电可擦除可编程只读存储器 5.5V 8K (1Kx8) RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| M95080-WMN3T | 功能描述:电可擦除可编程只读存储器 5.5V 8K (1Kx8) RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
发布紧急采购，3分钟左右您将得到回复。