- 您现在的位置：买卖IC网 > PDF目录359119 > M95080-WMN1T (意法半导体) RECTIFIER SBR DUAL 40A 150V 300A-ifsm 800mV-vf 0.5mA-ir TO-220AB 50/TUBE PDF资料下载
参数资料
| 型号： | M95080-WMN1T |
| 厂商： | 意法半导体 |
| 英文描述： | RECTIFIER SBR DUAL 40A 150V 300A-ifsm 800mV-vf 0.5mA-ir TO-220AB 50/TUBE |
| 中文描述： | 64/32/16/8千位串行SPI总线的EEPROM高速时钟 |
| 文件页数： | 6/39页 |
| 文件大小： | 590K |
| 代理商： | M95080-WMN1T |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页
M95640, M95320
6/39
SIGNAL DESCRIPTION
During all operations, V
CC
must be held stable and
within the specified valid range: V
CC
(min) to
V
CC
(max).
All of the input and output signals must be held
High or Low (according to voltages of V
IH
, V
OH
, V
IL
or V
OL
, as specified in Tables 13 to 17). These sig-
nals are described next.
Serial Data Output (Q).
This output signal is
used to transfer data serially out of the device.
Data is shifted out on the falling edge of Serial
Clock (C).
Serial Data Input (D).
This input signal is used to
transfer data serially into the device. It receives in-
structions, addresses, and the data to be written.
Values are latched on the rising edge of Serial
Clock (C).
Serial Clock (C).
This input signal provides the
timing of the serial interface. Instructions, address-
es, or data present at Serial Data Input (D) are
latched on the rising edge of Serial Clock (C). Data
on Serial Data Output (Q) changes after the falling
edge of Serial Clock (C).
Chip Select (S).
When this input signal is High,
the device is deselected and Serial Data Output
(Q) is at high impedance. Unless an internal Write
cycle is in progress, the device will be in the Stand-
by mode. Driving Chip Select (S) Low enables the
device, placing it in the active power mode.
After Power-up, a falling edge on Chip Select (S)
is required prior to the start of any instruction.
Hold (HOLD).
The Hold (HOLD) signal is used to
pause any serial communications with the device
without deselecting the device.
During the Hold condition, the Serial Data Output
(Q) is high impedance, and Serial Data Input (D)
and Serial Clock (C) are Don’t Care.
To start the Hold condition, the device must be se-
lected, with Chip Select (S) driven Low.
Write Protect (W).
The main purpose of this in-
put signal is to freeze the size of the area of mem-
ory that is protected against Write instructions (as
specified by the values in the BP1 and BP0 bits of
the Status Register).
This pin must be driven either High or Low, and
must be stable during all write operations.
相关PDF资料 |
PDF描述 |
|---|---|
| M95080-WDL1T | 64/32/16/8 Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95080-WDL3T | 64/32/16/8 Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95080-VDL1T | 64/32/16/8 Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95080-VDL3T | 64/32/16/8 Kbit Serial SPI Bus EEPROM With High Speed Clock |
| M95080-VBN5T | 64/32/16/8 Kbit Serial SPI Bus EEPROM With High Speed Clock |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M95080-WMN3 | 功能描述:电可擦除可编程只读存储器 5.5V 8K (1Kx8) RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| M95080-WMN3T | 功能描述:电可擦除可编程只读存储器 5.5V 8K (1Kx8) RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| M95080-WMN3TP | 制造商:STMicroelectronics 功能描述: |
| M95080-WMN3TP/S | 制造商:STMicroelectronics 功能描述:EEPROM Serial-SPI 8K-Bit 1K x 8 3.3V/5V 8-Pin SO N T/R 制造商:ST 功能描述:16 Kbit and 8 Kbit serial SPI bus EEPROM with high speed clock |
| M95080-WMN6 | 功能描述:电可擦除可编程只读存储器 5.5V 8K (1Kx8) RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
发布紧急采购，3分钟左右您将得到回复。