参数资料
| 型号： | MA240017 |
| 厂商： | Microchip Technology |
| 文件页数： | 103/278页 |
| 文件大小： | 0K |
| 描述： | MODULE PLUG-IN PIC24F16KA102 PIM |
| 标准包装： | 1 |
| 系列： | PIC® |
| 附件类型： | 插拔式模块（PIM）- PIC24F16KA102 |
| 适用于相关产品： | Explorer 16（DM240001 或 DM240002） |
| 产品目录页面： | 658 (CN2011-ZH PDF) |
| 配用： | DM240001-ND - BOARD DEMO PIC24/DSPIC33/PIC32 |
| 相关产品： | PIC24F08KA102T-I/SS-ND - IC PIC MCU FLASH 8KB 28-SSOP PIC24F16KA102T-I/SS-ND - IC PIC MCU FLASH 16KB 28-SSOP PIC24F08KA102T-I/ML-ND - IC PIC MCU FLASH 8KB 28-QFN PIC24F08KA102T-I/SO-ND - IC PIC MCU FLASH 8KB 28-SOIC PIC24F16KA101T-I/SO-ND - IC PIC MCU FLASH 16KB 20-SOIC PIC24F08KA101T-I/SS-ND - IC PIC MCU FLASH 8KB 20-SSOP PIC24F16KA102T-I/ML-ND - IC PIC MCU FLASH 16KB 28-QFN PIC24F16KA101T-I/SS-ND - IC PIC MCU FLASH 16KB 20-SSOP PIC24F16KA102T-I/SO-ND - IC PIC MCU FLASH 16KB 28-SOIC PIC24F08KA101T-I/SO-ND - IC PIC MCU FLASH 8KB 20-SOIC 更多... |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页当前第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页第204页第205页第206页第207页第208页第209页第210页第211页第212页第213页第214页第215页第216页第217页第218页第219页第220页第221页第222页第223页第224页第225页第226页第227页第228页第229页第230页第231页第232页第233页第234页第235页第236页第237页第238页第239页第240页第241页第242页第243页第244页第245页第246页第247页第248页第249页第250页第251页第252页第253页第254页第255页第256页第257页第258页第259页第260页第261页第262页第263页第264页第265页第266页第267页第268页第269页第270页第271页第272页第273页第274页第275页第276页第277页第278页
PIC24F16KA102 FAMILY
10.2.4.2
Exiting Deep Sleep Mode
Applications which require critical data to be saved
Deep Sleep mode exits on any one of the following events:
? POR event on V DD supply. If there is no DSBOR
circuit to re-arm the V DD supply POR circuit, the
external V DD supply must be lowered to the
natural arming voltage of the POR circuit.
? DSWDT time-out. When the DSWDT timer times
out, the device exits Deep Sleep.
prior to Deep Sleep may use the Deep Sleep General
Purpose registers, DSGPR0 and DSGPR1, or data
EEPROM (if available). Unlike other SFRs, the
contents of these registers are preserved while the
device is in Deep Sleep mode. After exiting Deep
Sleep, software can restore the data by reading the
registers and clearing the RELEASE bit (DSCON<0>).
? RTCC alarm (if RTCEN = 1 ).
10.2.4.4
I/O Pins During Deep Sleep
? Assertion (‘ 0 ’) of the MCLR pin.
? Assertion of the INT0 pin (if the interrupt was
enabled before Deep Sleep mode was entered).
The polarity configuration is used to determine the
assertion level (‘ 0 ’ or ‘ 1 ’) of the pin that will cause
an exit from Deep Sleep mode. Exiting from Deep
Sleep mode requires a change on the INT0 pin
while in Deep Sleep mode.
Note: Any interrupt pending when entering
Deep Sleep mode is cleared,
Exiting Deep Sleep mode generally does not retain the
state of the device and is equivalent to a Power-on
Reset (POR) of the device. Exceptions to this include
the RTCC (if present), which remains operational
through the wake-up, the DSGPRx registers and the
DSWDT bit.
Wake-up events that occur from the time Deep Sleep
exits until the time the POR sequence completes are
ignored and are not be captured in the DSWAKE
register.
The sequence for exiting Deep Sleep mode is:
1. After a wake-up event, the device exits Deep
Sleep and performs a POR. The DSEN bit is
cleared automatically. Code execution resumes
at the Reset vector.
2. To determine if the device exited Deep Sleep,
read the Deep Sleep bit, DPSLP (RCON<10>).
This bit will be set if there was an exit from Deep
Sleep mode; if the bit is set, clear it.
During Deep Sleep, the general purpose I/O pins retain
their previous states and the Secondary Oscillator
(SOSC) will remain running, if enabled. Pins that are
configured as inputs (TRISx bit set), prior to entry into
Deep Sleep, remain high-impedance during Deep
Sleep. Pins that are configured as outputs (TRISx bit
clear), prior to entry into Deep Sleep, remain as output
pins during Deep Sleep. While in this mode, they con-
tinue to drive the output level determined by their
corresponding LATx bit at the time of entry into Deep
Sleep.
Once the device wakes back up, all I/O pins continue to
maintain their previous states, even after the device
has finished the POR sequence and is executing appli-
cation code again. Pins configured as inputs during
Deep Sleep remain high-impedance and pins config-
ured as outputs continue to drive their previous value.
After waking up, the TRIS and LAT registers, and the
SOSCEN bit (OSCCON<1>) are reset. If firmware
modifies any of these bits or registers, the I/O will not
immediately go to the newly configured states. Once
the firmware clears the RELEASE bit (DSCON<0>),
the I/O pins are “released”. This causes the I/O pins to
take the states configured by their respective TRIS and
LAT bit values.
This means that keeping the SOSC running after
waking up requires the SOSCEN bit to be set before
clearing RELEASE.
If the Deep Sleep BOR (DSBOR) is enabled, and a
DSBOR or a true POR event occurs during Deep
3.
4.
5.
6.
Determine the wake-up source by reading the
DSWAKE register.
Determine if a DSBOR event occurred during
Deep Sleep mode by reading the DSBOR bit
(DSCON<1>).
If application context data has been saved, read
it back from the DSGPR0 and DSGPR1
registers.
Clear the RELEASE bit (DSCON<0>).
Sleep, the I/O pins will be immediately released, similar
to clearing the RELEASE bit. All previous state infor-
mation will be lost, including the general purpose
DSGPR0 and DSGPR1 contents.
If a MCLR Reset event occurs during Deep Sleep, the
DSGPRx, DSCON and DSWAKE registers will remain
valid, and the RELEASE bit will remain set. The state
of the SOSC will also be retained. The I/O pins, how-
ever, will be reset to their MCLR Reset state. Since
RELEASE is still set, changes to the SOSCEN bit
10.2.4.3
Saving Context Data with the
DSGPR0/DSGPR1 Registers
(OSCCON<1>) cannot take effect until the RELEASE
bit is cleared.
As exiting Deep Sleep mode causes a POR, most
Special Function Registers reset to their default POR
values. In addition, because V DDCORE power is not
supplied in Deep Sleep mode, information in data RAM
may be lost when exiting this mode.
? 2008-2011 Microchip Technology Inc.
In all other Deep Sleep wake-up cases, application
firmware must clear the RELEASE bit in order to
reconfigure the I/O pins.
DS39927C-page 103
相关PDF资料 |
PDF描述 |
|---|---|
| MA240021 | MOD PLUG-IN PIC24FJ256GB210 |
| MA240025-1 | MOD PIM PIC24EP512GU810 GP |
| MA240026 | MODULE PLUG-IN PIC24FJ16MC102 |
| MA300013 | MODULE DSPIC30F SAMPLE 80QFP |
| MA320002 | MODULE PLUG-IN PIC32 USB OTG |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MA240019 | 功能描述:子卡和OEM板 PIC24FJ64GB004 PIM RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| MA240019 | 制造商:Microchip Technology Inc 功能描述:PIC24FJ64GB004 Plug in module for USB |
| MA240020 | 功能描述:子卡和OEM板 PIC24FJ64GA104 PIM RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
| MA240020 | 制造商:Microchip Technology Inc 功能描述:PIC24FJ64GA104 PIM w/ NanoWatt XLP |
| MA240021 | 功能描述:子卡和OEM板 PIC24FJ256GB210 PIM for Explorer 16 RoHS:否 制造商:BeagleBoard by CircuitCo 产品:BeagleBone LCD4 Boards 用于:BeagleBone - BB-Bone - Open Source Development Kit |
发布紧急采购，3分钟左右您将得到回复。