- 您现在的位置：买卖IC网 > PDF目录80532 > MAC7131MVF50R2 (FREESCALE SEMICONDUCTOR INC) 32-BIT, FLASH, 50 MHz, MICROCONTROLLER, PBGA208 PDF资料下载
参数资料
| 型号： | MAC7131MVF50R2 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, 50 MHz, MICROCONTROLLER, PBGA208 |
| 封装： | MAPBGA-208 |
| 文件页数： | 11/60页 |
| 文件大小： | 760K |
| 代理商： | MAC7131MVF50R2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页当前第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
ElectricalCharacteristics
MAC7100 Microcontroller Family Hardware Specifications, Rev. 1.1.1
Preliminary
Freescale Semiconductor
19
3.8.6
Startup
Table 23 summarizes several startup characteristics. Refer to Section 4.3.6.10, “CRG Operating Mode
Details,” in the MAC7100 Microcontroller Family Reference Manual (MAC7100RM) for details.
3.8.6.1
Power On and Low Voltage Reset (POR and LVR)
The VPORR and VPORA levels are derived from VDD2.5. The VLVRA level is derived from VDD2.5. They
are also valid if the device is powered externally. After releasing a POR or LVR reset, the oscillator and
clock quality checks start. After tCQOUT (Table 19, J4) if no valid oscillation is detected, the MCU will
start using the internal self-generated clock. The minimum startup time is given by tuposc (Table 19, J3).
3.8.6.2
SRAM Data Retention
SRAM content integrity is guaranteed if the CRGFLG[PORF] bit is not set following a reset operation.
3.8.6.3
External Reset
When external reset is asserted for a time greater than PWRSTL, the CRG generates an internal reset and
the CPU fetches the reset vector without a clock quality check, if there was stable oscillation before reset.
3.8.6.4
Stop Recovery
The MCU can return from stop to run mode in response to an external interrupt or an API. Two delays
occur before the MCU resumes execution. First, the voltage regulator must exit reduced power mode and
return to full performance mode (this assumes that the internal regulator is used rather than driving VDD2.5
and VDDPLL with an external regulator). Second, a clock quality check is performed in the same manner
as for a power-on reset before releasing the clocks to the system.
3.8.6.5
Pseudo Stop Recovery
Recovery from pseudo stop mode is similar to stop mode in that the VREG must return to FPM, but since
the oscillator is not stopped there is no delay for clock stabilization. The MCU is returned to run mode by
internal or external interrupts.
3.8.6.6
Doze Recovery
Recovery from doze mode avoids both the VREG and oscillator recovery periods. The MCU is returned
to run mode by internal or external interrupts.
Table 23. CRG Startup Characteristics
Num C
Rating
Symbol
Min
Typ
Max
Unit
L1
D Reset input pulse width
PWRSTL
2—
—
tOSC
L2
D Startup from Reset
nRST
192
—
196
tOSC
L3
D XIRQ, IRQ pulse width, edge-sensitive mode
PWIRQ
20
—
ns
相关PDF资料 |
PDF描述 |
|---|---|
| MC68L11E0FNE2 | 8-BIT, 2 MHz, MICROCONTROLLER, PQCC52 |
| MC908QY2MDWR2 | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PDSO16 |
| MC912D60AMFUE8 | 16-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP80 |
| MC9S08GB60CFUE | 8-BIT, FLASH, 20 MHz, MICROCONTROLLER, PQFP64 |
| MC9S12C128MFAE | 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAC7131MVM40 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Freescale Semiconductor 功能描述: |
| MAC7131MVM50 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller Family Hardware Specifications |
| MAC7131VAF50 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller Family Hardware Specifications |
| MAC7131VAG50 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Microcontroller Family Hardware Specifications |
| MAC7131VFU | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:MAC7100 Microcontroller Family Hardware Specifications |
发布紧急采购，3分钟左右您将得到回复。