参数资料
型号: MAX1068CEEG+
厂商: Maxim Integrated Products
文件页数: 15/30页
文件大小: 0K
描述: IC ADC 14BIT 200KSPS 24-QSOP
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 50
位数: 14
采样率(每秒): 200k
数据接口: MICROWIRE?,QSPI?,串行,SPI?
转换器数目: 1
功率耗散(最大): 762mW
电压电源: 模拟和数字
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 24-SSOP(0.154",3.90mm 宽)
供应商设备封装: 24-QSOP
包装: 管件
输入数目和类型: 8 个单端,单极
MAX1067/MAX1068
4.8MHz (the maximum clock frequency). For lower
clock frequencies, ensure the minimum high and low
times are at least 93ns. External-clock-mode conver-
sions with SCLK rates less than 125kHz can reduce
accuracy due to leakage of the sampling capacitor.
The input data latches on the falling edge of SCLK. The
command/configuration/control register starts reading
data in on the falling edge of the first SCLK cycle imme-
diately following the falling edge of the frame sync
pulse and ends on the falling edge of the 16th SCLK
cycle. The MAX1068 selects the proper channel for
conversion on the falling edge of the 3rd clock cycle
and begins acquisition. Acquisition continues until the
rising edge of the 15th clock cycle. The MAX1068 sam-
ples the input on the rising edge of the 15th clock cycle.
On the rising edge of the 16th clock cycle, the MAX1068
outputs a frame sync pulse at DSPX. The frame sync
pulse alerts the DSP that the conversion results are
about to be output at DOUT (MSB first) starting on the
rising edge of the 17th clock pulse. To read the entire
conversion result, 16 SCLK cycles are needed. Extra
clock pulses, occuring after the conversion result has
been clocked out and prior to the next rising edge of
DSPR, cause zeros to be clocked out of DOUT. The
MAX1068 external clock, DSP 16-bit-wide data-transfer
mode requires 32 clock cycles to complete.
Begin a new conversion by sending a new frame sync
pulse to DSPR followed by new configuration data.
Send the new DSPR pulse immediately after reading
the conversion result to realize maximum throughput.
Sending a new frame sync pulse in the middle of a con-
version immediately aborts the current conversion and
begins a new one. A rising edge on CS in the middle of
a conversion aborts the current conversion and places
the MAX1068 in shutdown.
Multichannel, 14-Bit, 200ksps Analog-to-Digital
Converters
22
______________________________________________________________________________________
DOUT
CS
DSPR
SCLK
DIN
DSPX
0
MSB
LSB
MSB
LSB
S1
S0
tACQ
IDLE
tCONV
ADC
STATE
1
8
16
24
Figure 17. DSP External Clock Mode, 8-Bit Data-Transfer Mode, Conversion Timing (MAX1068 Only)
DOUT
CS
SCLK
DIN
0
MSB
LSB
MSB
LSB
S1
ADC
STATE
16
24
32
1
8
X
XX
X = DON
,
T CARE
tACQ
IDLE
tCONV
DSPR
DSPX
S0
Figure 18. DSP External Clock Mode, 16-Bit Data-Transfer Mode, Conversion Timing (MAX1068 Only)
相关PDF资料
PDF描述
MAX3284EAUT+T IC RS485/422 RECEIVER SOT23-6
MAX189AEWE+T IC ADC 12BIT SERIAL LP 16SOIC
MS27468T15B35PB CONN RCPT 37POS JAM NUT W/PINS
MAX1294ACEI+ IC ADC 12BIT 420KSPS 28-QSOP
MS27468E15B35PB CONN RCPT 37POS JAM NUT W/PINS
相关代理商/技术参数
参数描述
MAX1068CEEG+ 功能描述:模数转换器 - ADC MultiCh 14-Bit 200ksps RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
MAX1068CEEG+T 功能描述:模数转换器 - ADC MultiCh 14-Bit 200ksps RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
MAX1068CEEG-T 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32
MAX1069 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:58.6ksps, 14-Bit, 2-Wire Serial ADC in a 14-Pin TSSOP
MAX1069_10 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:58.6ksps, 14-Bit, 2-Wire Serial ADC in a 14-Pin TSSOP