- 您现在的位置：买卖IC网 > PDF目录9969 > MAX11213EEE+T (Maxim Integrated Products)ADC 16BIT SPI/SRL 16-QSOP PDF资料下载
参数资料
| 型号： | MAX11213EEE+T |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 22/27页 |
| 文件大小： | 0K |
| 描述： | ADC 16BIT SPI/SRL 16-QSOP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 2,500 |
| 位数： | 16 |
| 数据接口： | MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 667mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-SSOP（0.154"，3.90mm 宽） |
| 供应商设备封装： | 16-QSOP |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页
4
Maxim Integrated
16-Bit, Single-Channel, Ultra-Low-Power, Delta-
Sigma ADCs with Programmable Gain and GPIO
MAX11203/MAX11213
ELECTRICAL CHARACTERISTICS (continued)
(VAVDD = +3.6V, VDVDD = +1.7V, VREFP - VREFN = VAVDD; internal clock, single-cycle mode (SCYCLE = 1), TA = TMIN to TMAX,
unless otherwise noted. Typical values are at TA = +25NC under normal conditions, unless otherwise noted.)
Note 2: These specifications are not fully tested and are guaranteed by design and/or characterization.
Note 3: VAINP = VAINN.
Note 4: ppmFSR is parts per million of full scale.
Note 5: Positive full-scale error includes zero-scale errors (unipolar offset error or bipolar zero error) and applies to both unipolar
and bipolar input ranges.
Note 6: For data rates (1, 2.5, 5, 10, 15)sps and (0.83, 2.08, 4.17, 8.33, 12.5)sps.
Note 7: Normal-mode rejection of power line frequencies of 60Hz/50Hz apply only for single-cycle data rates at 15sps/10sps and
lower or continuous data rate of 60sps/50sps.
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
POWER REQUIREMENTS
Analog Supply
VAVDD
2.7
3.6
V
Digital Supply
VDVDD
1.7
3.6
V
Total Operating Current
AVDD + DVDD
Buffers disabled
235
300
F
A
Buffers enabled
255
AVDD Sleep Current
0.15
2
F
A
AVDD Operating Current
Buffers disabled
185
235
F
A
Buffers enabled
205
DVDD Sleep Current
0.25
2
F
A
DVDD Operating Current
50
65
F
A
SPI TIMING CHARACTERISTICS
SCLK Frequency
fSCLK
5
MHz
SCLK Clock Period
tCP
200
ns
SCLK Pulse-Width High
tCH
80
ns
SCLK Pulse-Width Low
tCL
60% duty cycle at 5MHz
80
ns
CS Low to 1st SCLK Rise Setup
tCSS0
40
ns
CS High to 17th SCLK Setup
tCSS1
40
ns
CS High After 16th SCLK
Falling Edge Hold
tCSH1
3
ns
CS Pulse-Width High
tCSW
40
ns
DIN to SCLK Setup
tDS
40
ns
DIN Hold After SCLK
tDH
0
ns
RDY/DOUT Transition Valid After
SCLK Fall
tDOT
Output transition time, data changes on fall-
ing edge of SCLK
40
ns
RDY/DOUT Remains Valid After
SCLK Fall
tDOH
Output hold time allows for negative edge
data read
3
ns
RDY/DOUT Valid Before SCLK Rise
tDOL
tDOL = tCL - tDOT
40
ns
CS Rise to RDY/DOUT Disable
tDOD
CLOAD = 20pF
25
ns
CS Fall to RDY/DOUT Valid
tDOE
Default value of RDY is 1 for minimum spec-
ification; maximum specification for valid 0
on RDY/DOUT
0
40
ns
DATA Fetch
tDF
Maximum time after RDY asserts to read
DATA register; tCNV is the time for one
conversion
0
tCNV -
60 x tCP
相关PDF资料 |
PDF描述 |
|---|---|
| VE-J1L-MW-B1 | CONVERTER MOD DC/DC 28V 100W |
| VE-B6W-IV-F2 | CONVERTER MOD DC/DC 5.5V 150W |
| V48B24M250B3 | CONVERTER MOD DC/DC 24V 250W |
| VE-B6W-IV-F1 | CONVERTER MOD DC/DC 5.5V 150W |
| VI-J1L-MW-B1 | CONVERTER MOD DC/DC 28V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX11213EVKIT+ | 功能描述:数据转换 IC 开发工具 MAX11213 EVAL KIT RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| MAX11214EUG+ | 制造商:Maxim Integrated Products 功能描述:- Rail/Tube |
| MAX11214EVKIT# | 功能描述:数据转换 IC 开发工具 MAX11214 Eval Kit RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| MAX11215EUG+ | 制造商:Maxim Integrated Products 功能描述:- Rail/Tube |
| MAX1121EGK | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
发布紧急采购，3分钟左右您将得到回复。