- 您现在的位置：买卖IC网 > PDF目录383310 > MAX1136EUA (MAXIM INTEGRATED PRODUCTS INC) 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/12-Channel, 2-Wire Serial 10-Bit ADCs PDF资料下载
参数资料
| 型号： | MAX1136EUA |
| 厂商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分类： | ADC |
| 英文描述： | 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/12-Channel, 2-Wire Serial 10-Bit ADCs |
| 中文描述： | 4-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| 封装： | MICRO MAX PACKAGE-8 |
| 文件页数： | 15/22页 |
| 文件大小： | 471K |
| 代理商： | MAX1136EUA |
Data Byte (Read Cycle)
A read cycle must be initiated to obtain conversion
results. Read cycles begin with the bus master issuing
a START condition followed by seven address bits and
a read bit (R/
W
= 1). If the address byte is successfully
received, the MAX1136
–
MAX1139 (slave) issues an
acknowledge. The master then reads from the slave.
The result is transmitted in two bytes; first six bits of the
first byte are high, then MSB through LSB are consecu-
tively clocked out. After the master has received the
byte(s) it can issue an acknowledge if it wants to con-
tinue reading or a not-acknowledge if it no longer wish-
es to read. If the MAX1136
–
MAX1139 receive a not-
acknowledge, they release SDA allowing the master to
generate a STOP or a repeated START condition. See
the
Clock Mode
and
Scan Mode
sections for detailed
information on how data is obtained and converted.
Clock Modes
The clock mode determines the conversion clock and
the data acquisition and conversion time. The clock
mode also affects the scan mode. The state of the set-
up byte
’
s CLK bit determines the clock mode (Table 1).
At power-up the MAX1136
–
MAX1139 are defaulted to
internal clock mode (CLK = 0).
Internal Clock
When configured for internal clock mode (CLK = 0), the
MAX1136
–
MAX1139 use their internal oscillator as the con-
version clock. In internal clock mode, the MAX1136
–
MAX1139 begin tracking the analog input after a valid
address on the eighth rising edge of the clock. On the
falling edge of the ninth clock the analog signal is acquired
and the conversion begins. While converting the analog
input signal, the MAX1136
–
MAX1139 holds SCL low (clock
stretching). After the conversion completes, the results are
stored in internal memory. If the scan mode is set for multi-
ple conversions, they will all happen in succession
with each additional result stored in memory.The
MAX1136/MAX1137 contain four 10-bit blocks of memory,
and the MAX1138/MAX1139 contain twelve 10-bit blocks
of memory. Once all conversions are complete, the
MAX1136
–
MAX1139 release SCL allowing it to be pulled
high. The master may now clock the results out of the
memory in the same order the scan conversion has been
done at a clock rate of up to 1.7MHz. SCL will be stretched
for a maximum of 7.6μs per channel (see Figure 10).
M
2.7V to 3.6V and 4.5V to 5.5V, Low-Power,
4-/12-Channel, 2-Wire Serial 10-Bit ADCs
______________________________________________________________________________________
15
CS3
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
CS2
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
CS1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
CS0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
AIN0
+
-
AIN1
-
+
AIN2
AIN3
2
AIN4
AIN5
AIN6
AIN7
AIN8
AIN9
AIN10
AIN11
2
+
-
-
+
+
-
-
+
+
-
-
+
+
-
-
+
+
-
-
+
RESERVED
RESERVED
RESERVED
RESERVED
1. For MAX1136/MAX1137, CS3 and CS2 are internally set to 0.
2. When SEL1 = 1, a differential read between AIN2 and AIN3/REF (MAX1136/MAX1137) or AIN10 and AIN11/REF
(MAX1138/MAX1139) will return the difference between GND and AIN2 or AIN10, respectively. For example, a differential read of
1011 will return the negative difference between AIN10 and GND. In differential scanning, the address increments by 2 until limit set
by CS3:CS1 has been reached.
Table 4. Channel Selection in Differential Mode (SGL/
DIF
= 0)
相关PDF资料 |
PDF描述 |
|---|---|
| MAX1137EUA | 2.7V to 3.6V and 4.5V to 5.5V, Low-Power, 4-/12-Channel, 2-Wire Serial 10-Bit ADCs |
| MAX1150AIZS | Circular Connector; No. of Contacts:13; Series:MS27473; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:10; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:10-35 RoHS Compliant: No |
| MAX1150 | Low-Voltage Adjustable Precision Shunt Regulator 3-SOT-23 0 to 70 |
| MAX1150BIZS | 8-Bit, 500Msps Flash ADC |
| MAX1151AIZS | 8-Bit, 750Msps Flash ADC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX1136EUA+ | 功能描述:模数转换器 - ADC 10-Bit 4Ch 94.4ksps 5.5V Precision ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1136EUA+T | 功能描述:模数转换器 - ADC 10-Bit 4Ch 94.4ksps 5.5V Precision ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1136EUA-D | 制造商:Maxim Integrated Products 功能描述:2.7V TO 3.6V AND 4.5V TO 5.5V, LOW-POWER, 4-/ - Rail/Tube |
| MAX1136EUA-T | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1136KEUA | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。