- 您现在的位置：买卖IC网 > PDF目录9961 > MAX11632EEG+T (Maxim Integrated Products)ADC 12BIT 300KSPS 16CH 24-QSOP PDF资料下载
参数资料
| 型号： | MAX11632EEG+T |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 9/22页 |
| 文件大小： | 0K |
| 描述： | ADC 12BIT 300KSPS 16CH 24-QSOP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 2,500 |
| 位数： | 12 |
| 采样率（每秒）： | 300k |
| 数据接口： | MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 762mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-SSOP（0.154"，3.90mm 宽） |
| 供应商设备封装： | 24-QSOP |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 16 个单端，单极 |
MAX11626–MAX11629/MAX11632/MAX11633
12-Bit, 300ksps ADCs
with FIFO and Internal Reference
______________________________________________________________________________________
17
Power-Up Default State
The MAX11626–MAX11629/MAX11632/MAX11633
power up with all blocks in shutdown, including the ref-
erence. All registers power up in state 00000000,
except for the setup register, which powers up in clock
mode 10 (CKSEL1 = 1)
Output Data Format
Figures 4–7 illustrate the conversion timing for the
MAX11626–MAX11629/MAX11632/MAX11633. The
12-bit conversion result is output in MSB-first format
with four leading zeros. DIN data is latched into the ser-
ial interface on the rising edge of SCLK. Data on DOUT
transitions on the falling edge of SCLK. Conversions in
clock modes 00 and 01 are initiated by CNVST.
Conversions in clock modes 10 and 11 are initiated by
writing an input data byte to the conversion register.
Data output is binary.
Internally Timed Acquisitions and
Conversions Using
CNVST
Performing Conversions in Clock Mode 00
In clock mode 00, the wake-up, acquisition, conversion,
and shutdown sequences are initiated through CNVST
and performed automatically using the internal oscilla-
tor. Results are added to the internal FIFO to be read
out later. See Figure 4 for clock mode 00 timing.
Initiate a scan by setting CNVST low for at least 40ns
before pulling it high again. The MAX11626–MAX11629/
MAX11632/MAX11633 then wake up, scan all request-
ed channels, store the results in the FIFO, and shut
down. After the scan is complete, EOC is pulled low
and the results are available in the FIFO. Wait until EOC
goes low before pulling CS low to communicate with
the serial interface. EOC stays low until CS or CNVST is
pulled low again.
Do not initiate a second CNVST before EOC goes low;
otherwise, the FIFO can become corrupted.
Externally Timed Acquisitions and
Internally Timed Conversions with
CNVST
Performing Conversions in Clock Mode 01
In clock mode 01, conversions are requested one at a
time using CNVST and performed automatically using the
internal oscillator. See Figure 5 for clock mode 01 timing.
Setting CNVST low begins an acquisition, wakes up the
ADC, and places it in track mode. Hold CNVST low for
at least 1.4s to complete the acquisition. If the internal
reference needs to wake up, an additional 65s is
required for the internal reference to power up.
Set CNVST high to begin a conversion. After the con-
version is complete, the ADC shuts down and pulls
EOC low. EOC stays low until CS or CNVST is pulled
low again. Wait until EOC goes low before pulling CS or
CNVST low.
If averaging is turned on, multiple CNVST pulses need
to be performed before a result is written to the FIFO.
Once the proper number of conversions has been per-
formed to generate an averaged FIFO result, as speci-
fied by the averaging register, the scan logic
automatically switches the analog input multiplexer to
the next-requested channel. The result is available on
DOUT once EOC has been pulled low.
(UP TO 514 INTERNALLY CLOCKED ACQUISITIONS AND CONVERSIONS)
CS
DOUT
MSB1
LSB1
MSB2
SCLK
CNVST
EOC
SET CNVST LOW FOR AT LEAST 40ns TO BEGIN A CONVERSION.
Figure 4. Clock Mode 00 Timing
相关PDF资料 |
PDF描述 |
|---|---|
| MS3106F18-8SW | CONN PLUG 8POS STRAIGHT W/SCKT |
| IDT72V265LA15TF | IC FIFO SS 16384X18 15NS 64STQFP |
| IDT72V265LA15PF | IC FIFO SS 16384X18 15NS 64-TQFP |
| V72B12M250BL2 | CONVERTER MOD DC/DC 12V 250W |
| IDT72V3660L7-5PFI | IC FIFO SS 4096X36 7-5NS 128TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX11633 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:12-Bit, 300ksps ADCs with FIFO and Internal Reference |
| MAX11633EEG | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:12-Bit, 300ksps ADCs with FIFO and Internal Reference |
| MAX11633EEG+ | 功能描述:模数转换器 - ADC 12-Bit 16Ch 300ksps 3.6V Precision ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX11633EEG+T | 功能描述:模数转换器 - ADC 12-Bit 16Ch 300ksps 3.6V Precision ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX11633EVKIT# | 功能描述:数据转换 IC 开发工具 MAX11633 Eval Kit RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
发布紧急采购，3分钟左右您将得到回复。