- 您现在的位置：买卖IC网 > PDF目录2008 > MAX1166BEUP+ (Maxim Integrated Products)IC ADC 16BIT 165KSPS 20-TSSOP PDF资料下载
参数资料
| 型号： | MAX1166BEUP+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 3/15页 |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT 165KSPS 20-TSSOP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 74 |
| 位数： | 16 |
| 采样率（每秒）： | 165k |
| 数据接口： | 并联 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 16mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 20-TSSOP |
| 包装： | 管件 |
| 输入数目和类型： | 1 个单端，单极 |
external reference to REFADJ, the input impedance is
typically 5k. Using the buffered REFADJ input makes
buffering the external reference unnecessary; however,
the internal buffer output must be bypassed at REF with
a 1F capacitor.
Connect REFADJ to AVDD to disable the internal buffer.
Directly drive REF using an external reference. During
conversion the external reference must be able to drive
100A of DC load current and have an output imped-
ance of 10 or less. REFADJ’s impedance is typically
5k. The DC input impedance of REF is a minimum
40k.
For optimal performance, buffer the reference through
an op amp and bypass REF with a 1F capacitor.
Consider the MAX1165/MAX1166s’ equivalent input
noise (38VRMS) when choosing a reference.
Reading a Conversion Result
EOC is provided to flag the microprocessor when a con-
version is complete. The falling edge of EOC signals
that the data is valid and ready to be output to the bus.
D0–D15 are the parallel outputs of the MAX1165/
MAX1166. These three-state outputs allow for direct
connection to a microcontroller I/O bus. The outputs
remain high-impedance during acquisition and conver-
sion. Data is loaded onto the bus with the third falling
edge of CS with R/C high after tDO. Bringing CS high
forces the output bus back to high impedance. The
MAX1165/MAX1166 then wait for the next falling edge
of CS to start the next conversion cycle (Figure 2).
The MAX1165 loads the conversion result onto a 16-bit
wide data bus while the MAX1166 has a byte-wide out-
put format. HBEN toggles the output between the
most/least significant byte. The least significant byte is
loaded onto the output bus when HBEN is low and the
most significant byte is on the bus when HBEN is high
(Figure 2).
RESET
Toggle RESET with CS high. The next falling edge of CS
begins acquisition. This reset is an alternative to the
dummy conversion explained in the
Starting a Conversion
section.
Transfer Function
Figure 8 shows the MAX1165/MAX1166 output transfer
function. The output is coded in standard binary.
Input Buffer
Most applications require an input buffer amplifier to
achieve 16-bit accuracy. If the input signal is multi-
plexed, the input channel should be switched immedi-
ately after acquisition, rather than near the end of or
after a conversion. This allows more time for the input
buffer amplifier to respond to a large step change in
input signal. The input amplifier must have a high
enough slew rate to complete the required output volt-
age change before the beginning of the acquisition
time. At the beginning of acquisition, the internal sam-
pling capacitor array connects to AIN (the amplifier out-
put), causing some output disturbance. Ensure that the
sampled voltage has settled to within the required limits
before the end of the acquisition time. If the frequency
of interest is low, AIN can be bypassed with a large
enough capacitor to charge the internal sampling
capacitor with very little ripple. However, for AC use,
AIN must be driven by a wideband buffer (at least
10MHz), which must be stable with the ADC’s capaci-
tive load (in parallel with any AIN bypass capacitor
used) and also settle quickly. An example of this circuit
using the MAX4434 is given in Figure 9.
MAX1165/MAX1166
Low-Power, 16-Bit Analog-to-Digital Converter
with Parallel Interface
______________________________________________________________________________________
11
OUTPUT CODE
FULL-SCALE
TRANSITION
11...111
12
3
0
FS
INPUT VOLTAGE (LSB) FS - 3/2LSB
11...110
11...101
00...011
00...010
00...001
00...000
FS = VREF
1 LSB = VREF
65536
Figure 8. MAX1165/MAX1166 Transfer Function
MAX1165
MAX1166
MAX4434
ANALOG
INPUT
10
AIN
40pF
Figure 9. MAX1165/MAX1166 Fast Settling Input Buffer
相关PDF资料 |
PDF描述 |
|---|---|
| MAX1168BCEG+ | IC ADC 16BIT 200KSPS 24-QSOP |
| MAX1183ECM+TD | IC ADC 10BIT 40MSPS DL 48-TQFP |
| MAX1184ECM+TD | IC ADC 10BIT 20MSPS DL 48-TQFP |
| MAX1186ECM+TD | IC ADC 10BIT 40MSPS DL 48-TQFP |
| MAX1187CCUI+ | IC ADC 16BIT 135KSPS 28-TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX1166BEUP+ | 功能描述:模数转换器 - ADC 16-Bit 165ksps 5.25V Precision ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1166BEUP+T | 功能描述:模数转换器 - ADC 16-Bit 165ksps 5.25V Precision ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1166BEUP-T | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1166CCUP | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1166CCUP-T | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。