- 您现在的位置：买卖IC网 > PDF目录383311 > MAX1167AEEE (MAXIM INTEGRATED PRODUCTS INC) Multichannel, 16-Bit, 200ksps Analog-to-Digital Converters PDF资料下载
参数资料
| 型号： | MAX1167AEEE |
| 厂商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分类： | ADC |
| 英文描述： | Multichannel, 16-Bit, 200ksps Analog-to-Digital Converters |
| 中文描述： | 4-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO16 |
| 封装： | 0.150 INCH, 0.025 INCH PITCH, MO-137AB, QSOP-16 |
| 文件页数： | 20/30页 |
| 文件大小： | 462K |
| 代理商： | MAX1167AEEE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
M
Internal Clock 16-Bit-Wide Data-Transfer and Scan
Mode (MAX1168 Only)
Force DSPR high and DSEL low for the SPI/QSPI/
MICROWIRE interface mode. The falling edge of
CS
wakes the analog circuitry and allows SCLK to clock in
data (Figure 13). DOUT changes from high-Z to logic
low after
CS
is brought low. Input data latches on the
rising edge of SCLK. The command/configuration/con-
trol register begins reading DIN on the first SCLK rising
edge and ends on the rising edge of the 8th SCLK
cycle. The MAX1168 selects the proper channel for
conversion on the rising edge of the 3rd SCLK cycle.
The internal oscillator activates 125ns after the rising
edge of the 16th SCLK cycle. Turn off the external clock
while the internal clock is on. Turning off SCLK ensures
lowest noise performance during acquisition.
Acquisition begins on the 2nd rising edge of the inter-
nal clock and ends on the falling edge of the 18th inter-
nal clock cycle. Each bit of the conversion result shifts
into memory as it becomes available. The conversion
result is available (MSB first) at DOUT on the falling
edge of
EOC
. The internal oscillator and analog circuitry
Multichannel, 16-Bit, 200ksps Analog-to-Digital
Converters
20
______________________________________________________________________________________
DOUT
CS
SCLK
DIN
EOC
ADC
STATE
INTERNAL
CLK
1
8
9
16
X = DON,T CARE
2
13
17
45
48
64
32
34
X X X X X X X X
DATA
LSB
X
t
ACQ
POWER-DOWN
t
CONV
t
ACQ
t
CONV
MSB
Figure 15. SPI Internal Clock Mode, 16-Bit Data-Transfer Mode, Scan Mode for Two Conversions, Conversion Timing (MAX1168 Only)
CS
SCLK
DSPR
DIN
DOUT
t
CSS
t
CL
t
DS
t
DH
t
DV
t
CH
t
DO
t
TR
t
FSH
t
CSH
t
DF
t
CP
t
CSW
t
FSS
...
...
...
...
...
Figure 16. Detailed DSP-Interface Timing (MAX1168 Only)
相关PDF资料 |
PDF描述 |
|---|---|
| MAX1167-MAX1168 | Multichannel, 16-Bit, 200ksps Analog-to-Digital Converters |
| MAX1168CEEG | Multichannel, 16-Bit, 200ksps Analog-to-Digital Converters |
| MAX1167ACEE | TRANS NPN 50VCEO 1A TO-92L |
| MAX1167BCEE | TRANS NPN 20VCEO 1A TO-92L |
| MAX1168ACEG | Multichannel, 16-Bit, 200ksps Analog-to-Digital Converters |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX1167AEEE+ | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1167AEEE+T | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1167AEEE-T | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1167BCEE | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1167BCEE+ | 功能描述:模数转换器 - ADC 16-Bit 4Ch 200ksps 5.25V Precision ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。