- 您现在的位置：买卖IC网 > PDF目录383311 > MAX1168CCEG (MAXIM INTEGRATED PRODUCTS INC) Multichannel, 16-Bit, 200ksps Analog-to-Digital Converters PDF资料下载
参数资料
| 型号： | MAX1168CCEG |
| 厂商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分类： | ADC |
| 英文描述： | Multichannel, 16-Bit, 200ksps Analog-to-Digital Converters |
| 中文描述： | 8-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24 |
| 封装： | 0.150 INCH, 0.025 INCH PITCH, MO-137AE, QSOP-24 |
| 文件页数： | 17/30页 |
| 文件大小： | 462K |
| 代理商： | MAX1168CCEG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
than 125kHz can reduce accuracy due to leakage of the
sampling capacitor. DOUT changes from high-Z to logic
low after
CS
is brought low. Input data latches on the
rising edge of SCLK. The first SCLK rising edge begins
loading data into the command/configuration/control
register from DIN. The devices select the proper chan-
nel for conversion on the rising edge of the 3rd SCLK
cycle. Acquisition begins immediately thereafter and
ends on the falling edge of the 6th clock cycle. The
MAX1167/MAX1168 sample the input and begin conver-
sion on the falling edge of the 6th clock cycle. Setup
and configuration of the MAX1167/MAX1168 complete
on the rising edge of the 8th clock cycle. The conver-
sion result is available (MSB first) at DOUT on the falling
edge of the 8th SCLK cycle. To read the entire conver-
sion result, 16 SCLK cycles are needed. Extra clock
pulses, occurring after the conversion result has been
clocked out and prior to the rising edge of
CS
, cause
zeros to be clocked out of DOUT. The MAX1167/
MAX1168 external clock 8-bit-wide data-transfer mode
requires 24 SCLK cycles for completion (Figure 10).
Force
CS
high after the conversion result is read. For
maximum throughput, force
CS
low again to initiate the
next conversion immediately after the specified mini-
mum time (t
CSW
). Forcing
CS
high in the middle of a
conversion immediately aborts the conversion and
places the MAX1167/MAX1168 in shutdown.
External Clock 16-Bit-Wide Data-Transfer Mode
(MAX1168 Only)
Force DSPR high and DSEL high for SPI/QSPI/
MICROWIRE interface mode. Logic high at DSEL allows
the MAX1168 to transfer data in 16-bit-wide words. The
acquisition time is extended an extra eight SCLK cycles
in the 16-bit-wide data-transfer mode. The falling edge of
CS
wakes the analog circuitry and allows SCLK to clock
in data. Ensure the duty cycle on SCLK is between 45%
and 55% when operating at 4.8MHz (the maximum clock
frequency). For lower clock frequencies, ensure that the
minimum high and low times are at least 93ns. External-
clock-mode conversions with SCLK rates less than
125kHz can reduce accuracy due to leakage of the sam-
pling capacitor. DOUT changes from high-Z to logic low
after
CS
is brought low. Input data latches on the rising
edge of SCLK. The first SCLK rising edge begins loading
data into the command/configuration/control register from
DIN. The devices select the proper channel for conver-
sion and begin acquisition on the rising edge of the 3rd
SCLK cycle. Setup and configuration of the MAX1168
completes on the rising edge of the 8th clock cycle.
Acquisition ends on the falling edge of the 14th SCLK
cycle. The MAX1168 samples the input and begins con-
version on the falling edge of the 14th clock cycle. The
conversion result is available (MSB first) at DOUT on the
falling edge of the 16th SCLK cycle. To read the entire
conversion result, 16 SCLK cycles are needed. Extra
clock pulses, occurring after the conversion result has
been clocked out and prior to the rising edge of
CS
,
cause zeros to be clocked out of DOUT.
M
Multichannel, 16-Bit, 200ksps Analog-to-Digital
Converters
______________________________________________________________________________________________________
17
DOUT
CS
SCLK
DIN
DSPR*
*MAX1168 ONLY
0
MSB
LSB
MSB
LSB
t
ACQ
IDLE
t
CONV
ADC
STATE
1
8
16
DSEL*
24
Figure 10. SPI External Clock Mode, 8-Bit Data-Transfer Mode, Conversion Timing
相关PDF资料 |
PDF描述 |
|---|---|
| MAX1170CBH | 12-Bit, 10Msps, TTL-Output ADC |
| MAX1170 | 12-Bit, 10Msps, TTL-Output ADC |
| MAX1170CDJ | 12-Bit, 10Msps, TTL-Output ADC |
| MAX1177 | 16-Bit, 135ksps, Single-Supply ADC with 0 to 10V Input Range |
| MAX1177ACUP | 16-Bit, 135ksps, Single-Supply ADC with 0 to 10V Input Range |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX1168CCEG+ | 功能描述:模数转换器 - ADC Integrated Circuits (ICs) Analog to Digital Converters - IC ADC 16BIT 200KSPS 24-QSOP RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1168CCEG+T | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1168CCEG-T | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1168CEEG | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1168CEEG+ | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。