- 您现在的位置：买卖IC网 > PDF目录10495 > MAX1277AETC+ (Maxim Integrated Products)IC ADC 12BIT 1.5MSPS 12-TQFN PDF资料下载
参数资料
| 型号： | MAX1277AETC+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 4/18页 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT 1.5MSPS 12-TQFN |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 75 |
| 位数： | 12 |
| 采样率（每秒）： | 1.5M |
| 数据接口： | MICROWIRE?，QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 1.35W |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 12-WQFN 裸露焊盘 |
| 供应商设备封装： | 12-TQFN-EP（4x4） |
| 包装： | 管件 |
| 输入数目和类型： | 1 个差分，单极 |
MAX1277/MAX1279
How to Start a Conversion
An analog-to-digital conversion is initiated by CNVST,
clocked by SCLK, and the resulting data is clocked out on
DOUT by SCLK. With SCLK idling high or low, a falling
edge on CNVST begins a conversion. This causes the
analog input stage to transition from track to hold mode,
and for DOUT to transition from high impedance to being
actively driven low. A total of 16 SCLK cycles are required
to complete a normal conversion. If CNVST is low during
the 16th falling SCLK edge, DOUT returns to high imped-
ance on the next rising edge of CNVST or SCLK, enabling
the serial interface to be shared by multiple devices. If
CNVST returns high after the 14th, but before the 16th
SCLK rising edge, DOUT remains active so continuous
conversions can be sustained. The highest throughput is
achieved when performing continuous conversions. Figure
10 illustrates a conversion using a typical serial interface.
Connection to
Standard Interfaces
The MAX1277/MAX1279 serial interface is fully compati-
ble with SPI/QSPI and MICROWIRE (see Figure 11). If a
serial interface is available, set the CPU’s serial interface
in master mode so the CPU generates the serial clock.
Choose a clock frequency up to 24MHz.
SPI and MICROWIRE
When using SPI or MICROWIRE, the MAX1277/ MAX1279
are compatible with all four modes programmed with the
CPHA and CPOL bits in the SPI or MICROWIRE control
register. Conversion begins with a CNVST falling edge.
DOUT goes low, indicating a conversion is in progress.
Two consecutive 1-byte reads are required to get the full
12 bits from the ADC. DOUT transitions on SCLK rising
edges. DOUT is guaranteed to be valid tDOUT later and
remains valid until tDHOLD after the following SCLK rising
edge. When using CPOL = 0 and CPHA = 0, or CPOL = 1
and CPHA = 1, the data is clocked into the P on the fol-
lowing rising edge. When using CPOL = 0 and CPHA = 1,
or CPOL = 1 and CPHA = 0, the data is clocked into the
P on the next falling edge. See Figure 11 for connections
and Figures 12 and 13 for timing. See the
Timing
Characteristics section to determine the best mode to use.
QSPI
Unlike SPI, which requires two 1-byte reads to acquire
the 12 bits of data from the ADC, QSPI allows the mini-
mum number of clock cycles necessary to clock in the
data. The MAX1277/MAX1279 require 16 clock cycles
from the P to clock out the 12 bits of data. Figure 14
shows a transfer using CPOL = 1 and CPHA = 1. The
conversion result contains three zeros, followed by the
12 data bits, and a trailing zero with the data in MSB-
1.5Msps, Single-Supply, Low-Power, True-
Differential, 12-Bit ADCs with Internal Reference
12
______________________________________________________________________________________
OUTPUT CODE
FULL-SCALE
TRANSITION
111...111
12
3
0
FS
FS - 3/2 LSB
FS = VREF
DIFFERENTIAL INPUT
VOLTAGE (LSB)
1 LSB =
VREF
4096
111...110
111...101
000...011
000...010
000...001
000...000
ZS = 0
Figure 8. Unipolar Transfer Function (MAX1277 Only)
OUTPUT CODE
FULL-SCALE
TRANSITION
FS
0
-FS
FS - 3/2 LSB
DIFFERENTIAL INPUT
VOLTAGE (LSB)
011...111
011...110
000...010
000...001
000...000
111...111
111...110
111...101
100...001
100...000
1 LSB =
VREF
4096
FS =
VREF
2
- FS =
-VREF
2
ZS = 0
Figure 9. Bipolar Transfer Function (MAX1279 Only)
相关PDF资料 |
PDF描述 |
|---|---|
| MAX144BEPA+ | IC ADC 12BIT 108KSPS 8-DIP |
| MAX145ACUA+ | IC ADC 12BIT 108KSPS 8-UMAX |
| VE-24D-IW-F2 | CONVERTER MOD DC/DC 85V 100W |
| MAX1240ACPA+ | IC ADC 12BIT SERIAL 8-DIP |
| VE-24B-IW-F1 | CONVERTER MOD DC/DC 95V 100W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX1277AETC+ | 功能描述:模数转换器 - ADC 12-Bit 1.5Msps 3.6V Precision ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1277AETC+T | 功能描述:模数转换器 - ADC 12-Bit 1.5Msps 3.6V Precision ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1277AETC-T | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1277BCTC | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1277BCTC+ | 功能描述:模数转换器 - ADC Integrated Circuits (ICs) RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。