- 您现在的位置：买卖IC网 > PDF目录383318 > MAX1288EKA-T (MAXIM INTEGRATED PRODUCTS INC) 150ksps, 12-Bit, 2-Channel Single-Ended, and 1-Channel True-Differential ADCs in SOT23 PDF资料下载
参数资料
| 型号： | MAX1288EKA-T |
| 厂商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分类： | ADC |
| 英文描述： | 150ksps, 12-Bit, 2-Channel Single-Ended, and 1-Channel True-Differential ADCs in SOT23 |
| 中文描述： | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
| 封装： | MO-178, SOT-23, 8 PIN |
| 文件页数： | 8/15页 |
| 文件大小： | 241K |
| 代理商： | MAX1288EKA-T |
M
150ksps, 12-Bit, 2-Channel S ingle-Ended, and
1-Channel True-Differential ADCs in S OT 23
8
_______________________________________________________________________________________
where R
IN
= 1.5k
, R
S
is the source impedance of the
input signal, and t
PWR
= 1μs is the power-up time of the
device.
Note:
t
ACQ
is never less than 1.4μs and any source
impedance below 300
does not significantly affect the
ADC
’
s AC performance. A high-impedance source can
be accommodated either by lengthening t
ACQ
or by
placing a 1μF capacitor between the positive and neg-
ative analog inputs.
S elec ting AIN1 or AIN2
(MAX 1286/MAX 1287)
Select one of the MAX1286/MAX1287s
’
two positive
input channels using the CNVST pin. If AIN1 is desired
(Figure 5a), drive CNVST high to power up the ADC
and place the T/H in track mode with AIN1 connected
to the positive input capacitor. Hold CNVST high for
t
ACQ
to fully acquire the signal. Drive CNVST low to
place the T/H in hold mode. The ADC then performs a
conversion and shutdown automatically. The MSB is
available at DOUT after 3.7μs. Data can then be
clocked out using SCLK. Clock out all 12 bits of data
before driving CNVST high for the next conversion. If all
12 bits of data are not clocked out before CNVST is dri-
ven high, AIN2 is selected for the next conversion.
If AIN2 is desired (Figure 5b), drive CNVST high for at
least 30ns. Next, drive it low for at least 30ns, and then
high again. This powers up the ADC and places the
T/H in track mode with AIN2 connected to the positive
input capacitor. Now hold CNVST high for t
ACQ
to fully
acquire the signal. Drive CNVST low to place the T/H in
hold mode. The ADC then performs a conversion and
shutdown automatically. The MSB is available at DOUT
after 3.7μs. Data can then be clocked out using SCLK.
If all 12 bits of data are not clocked out before CNVST
is driven high, AIN2 is selected for the next conversion.
S elec ting Unipolar or Bipolar Conversions
(MAX 1288/MAX 1289)
Initiate true-differential conversions with the
MAX1288/MAX1289s
’
unipolar and bipolar modes,
using the CNVST pin. AIN+ and AIN- are sampled at
the falling edge of CNVST. In unipolar mode, AIN+ can
exceed AIN- by up to V
REF
. The output format is
straight binary. In bipolar mode, either input can
exceed the other by up to V
REF
/2. The output format is
two
’
s complement.
Note:
In both modes, AIN+ and AIN- must not exceed
V
DD
by more than 50mV or be lower than GND by more
than 50mV.
If unipolar mode is desired (Figure 5a), drive CNVST
high to power up the ADC and place the T/H in track
mode with AIN+ and AIN- connected to the input
capacitors. Hold CNVST high for t
ACQ
to fully acquire
the signal. Drive CNVST low to place the T/H in hold
mode. The ADC then performs a conversion and shut-
down automatically. The MSB is available at DOUT
after 3.7μs. Data can then be clocked out using SCLK.
Clock out all 12 bits of data before driving CNVST high
for the next conversion. If all 12 bits of data are not
clocked out before CNVST is driven high, bipolar mode
is selected for the next conversion.
If bipolar mode is desired (Figure 5b), drive CNVST
high for at least 30ns. Next, drive it low for at least 30ns
and then high again. This places the T/H in track mode
with AIN+ and AIN- connected to the input capacitors.
Now hold CNVST high for t
ACQ
to fully acquire the sig-
nal. Drive CNVST low to place the T/H in hold mode.
The ADC then performs a conversion and shutdown
automatically. The MSB is available at DOUT after
3.7μs. Data can then be clocked out using SCLK. If all
12 bits of data are not clocked out before CNVST is dri-
ven high, bipolar mode is selected for the next conver-
sion.
Input Bandwidth
The ADC
’
s input tracking circuitry has a 1MHz small-
signal bandwidth, so it is possible to digitize high-
speed transient events and measure periodic signals
with bandwidths exceeding the ADC
’
s sampling rate by
using undersampling techniques. To avoid high-fre-
quency signals being aliased into the frequency band
of interest, anti-alias filtering is recommended.
RIN+
+
-
HOLD
RIN-
CIN+
REF
GND
DAC
CIN-
TRACK
V
DD
/2
COMPARATOR
GND (AIN-)
AIN2
AIN1 (AIN+)
HOLD
HOLD
( ) ARE FOR MAX1288/MAX1289
Figure 4. Equivalent Input Circuit
相关PDF资料 |
PDF描述 |
|---|---|
| MAX1291BEEI | 250ksps, +3V, 8-/4-Channel, 12-Bit ADCs with +2.5V Reference and Parallel Interface |
| MAX1293BEEG | 250ksps, +3V, 8-/4-Channel, 12-Bit ADCs with +2.5V Reference and Parallel Interface |
| MAX1291AEEI | 250ksps, +3V, 8-/4-Channel, 12-Bit ADCs with +2.5V Reference and Parallel Interface |
| MAX1290 | 250ksps, +3V, 8-/4-Channel, 12-Bit ADCs with +2.5V Reference and Parallel Interface |
| MAX1290ACEI | 400ksps, +5V, 8-/4-Channel, 12-Bit ADCs with +2.5V Reference and Parallel Interface |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX1288ETA+ | 制造商:Maxim Integrated Products 功能描述:ADC SGL SAR 150KSPS 12-BIT SERL 8TDFN EP - Rail/Tube |
| MAX1288ETA+T | 功能描述:模数转换器 - ADC Ic Adc 12Bit 150ksps 5.25V Precision ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1289EKA | 制造商:Maxim Integrated Products 功能描述:- Cut Tape Product |
| MAX1289EKA-T | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1289ETA+ | 制造商:Maxim Integrated Products 功能描述:- Rail/Tube |
发布紧急采购，3分钟左右您将得到回复。