参数资料
| 型号： | MAX1402CAI+T |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 9/38页 |
| 文件大小： | 0K |
| 描述： | IC ADC 18BIT LP 28-SSOP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 2,000 |
| 位数： | 18 |
| 采样率（每秒）： | 480 |
| 数据接口： | QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 34mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-SSOP（0.209"，5.30mm 宽） |
| 供应商设备封装： | 28-SSOP |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 3 个差分，单极；3 个差分，双极；5 个伪差分，单极；5 个伪差分，双极 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页
CLK
MAX1402
+5V, 18-Bit, Low-Power, Multichannel,
Oversampling (Sigma-Delta) ADC
______________________________________________________________________________________
17
pair. The exact sequence depends on the state of the
DIFF bit (Table 4). When scanning, the calibration
channels use the PGA gain, format, and DAC settings
defined by the contents of Transfer Function Register 3.
BUFF: (Default = 0) The BUFF bit controls operation of
the input buffer amplifiers. When this bit is 0, the inter-
nal buffers are bypassed and powered down. When
this bit is set high, the buffers drive the input sampling
capacitors and minimize the dynamic input load.
DIFF: (Default = 0) Differential/Pseudo-Differential Bit.
When DIFF = 0, the part is in pseudo-differential mode,
and AIN1–AIN5 are measured respective to AIN6, the
analog common. When DIFF = 1, the part is in differen-
tial mode with the analog inputs defined as AIN1/AIN2,
AIN3/AIN4, and AIN5/AIN6. The available input chan-
nels for each mode are tabulated in Table 5. Note that
DIFF also affects the scanning sequence when the part
is placed in SCAN mode (Table 4).
BOUT: (Default = 0) Burn-out Current Bit. Setting BOUT
= 1 connects 100nA current sources to the selected ana-
log input channel. This mode is used to check that a
transducer has not burned out or opened circuit. The
burn-out current source must be turned off (BOUT = 0)
before measurement to ensure best linearity.
IOUT:
(Default = 0) The IOUT bit controls the
Transducer Excitation Currents. A ‘0’ in this bit disables
OUT1 and OUT2 effectively making these pins high-
impedance. A ‘1’ in this location activates both IOUT1
and IOUT2 causing each pin to source 200A.
X2CLK: (Default = 0) Times-Two Clock Bit. Setting this
bit to 1 selects a divide-by-2 prescaler in the clock sig-
nal path. This allows use of a higher frequency crystal
or clock source and improves immunity to asymmetric
clock sources.
Table 2. Data Output Rate vs. CLK, Filter Select, and Modulator Frequency Bits
* Data rates offering noise-free 16-bit resolution.
Note: When FAST = 0, f-3dB = 0.262 Data Rate. When FAST = 1, f-3dB = 0.443 Data Rate.
Default condition is in bold print.
Table 3. Special Modes Controlled by M1, M0 (SCAN = 0)
DESCRIPTION
M1
0
1
Normal Mode: The device operates normally.
Calibrate Gain: In this mode the MAX1402 converts the voltage applied across CALGAIN+
and CALGAIN-. The PGA gain, DAC, and format settings of the selected channel (defined by
DIFF, A1, A0) are used.
1
Reserved: Do not use.
1
0
Calibrate Offset: In this mode the MAX1402 converts the voltage applied across CALOFF+
and CALOFF-. The PGA gain, DAC, and format settings of the selected channel (defined by
DIFF, A1, A0) are used.
1
M0
0
2400
4800
400
480
1
4.9152
1
2.4576
1200
2400
200
240
1
4.9152
0
2.4576
600
1200
100
120
0
1
4.9152
1
2.4576
300
600
50
60
0
1
4.9152
0
2.4576
800
1600
160
200
1
0
2.048
1
1.024
400
800
80
100
1
0
2.048
0
1.024
200
400
40
50
0
2.048
1
1.024
100
CLK
MF1
X2CLK = 0
fCLKIN
(MHz)
200
20
MF0
25
0
CLKIN
FREQ.
X2CLK = 1
fCLKIN
(MHz)
2.048
0
CLKIN
FREQ.
1.024
FS1, FS0
(0, 0)
(sps)*
FS1, FS0
(0, 1)
(sps)*
FS1, FS0
(1, 0)
(sps)
FS1, FS0
(1, 1)
(sps)
AVAILABLE OUTPUT DATA RATES
相关PDF资料 |
PDF描述 |
|---|---|
| MAX1401CAI+T | IC ADC 18BIT LP 28-SSOP |
| PI90LVB010WE | IC SNGL BUS LVDS TXRX 8-SOIC |
| MAX1403CAI+T | IC ADC 18BIT LP 28-SSOP |
| MS3122E10-6PW | CONN RCPT 6POS BOX MNT W/PINS |
| MAX166AEWP+ | IC ADC 8BIT MPU COMP 20-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX1402EAI | 功能描述:ADC / DAC多通道 RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40 |
| MAX1402EAI+ | 功能描述:模数转换器 - ADC 18-Bit 5Ch 4.8ksps 2.5V Precision ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1402EAI+T | 功能描述:模数转换器 - ADC 18-Bit 5Ch 4.8ksps 2.5V Precision ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| MAX1402EAI+TW | 功能描述:ADC / DAC多通道 +5V 18-Bit Low-Power Multichannel Oversampling (Sigma-Delta) ADC RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40 |
| MAX1402EAI+W | 功能描述:ADC / DAC多通道 +5V 18-Bit Low-Power Multichannel Oversampling (Sigma-Delta) ADC RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40 |
发布紧急采购，3分钟左右您将得到回复。