- 您现在的位置：买卖IC网 > PDF目录67775 > MAX3111ECWI+ (MAXIM INTEGRATED PRODUCTS INC) 1 CHANNEL(S), SERIAL COMM CONTROLLER, PDSO28 PDF资料下载
参数资料
| 型号： | MAX3111ECWI+ |
| 厂商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 1 CHANNEL(S), SERIAL COMM CONTROLLER, PDSO28 |
| 封装： | 0.300 INCH, MS-013AE, SOIC-28 |
| 文件页数： | 7/31页 |
| 文件大小： | 320K |
| 代理商： | MAX3111ECWI+ |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页
MAX3110E/MAX3111E
Write Configuration Register (D15, D14 = 1, 1)
Configure the UART by writing a 16-bit word to the write
configuration register, which programs the baud rate,
data word length, parity enable, and enable of the 8-
word receive FIFO. In this mode, bits 15 and 14 of the
DIN configuration word are both required to be 1 in
order to enable the write configuration mode. Bits 13–0
of the DIN configuration word set the configuration of
the UART. Table 2 shows the bit assignment for the
write configuration register. The write configuration reg-
ister allows selection between normal UART timing and
IrDA timing, provides shutdown control, and contains
four interrupt mask bits.
Using the write configuration register clears the receive
FIFO and the R, T, RA/FE, D0r–D7r, D0t–D7t, Pr, and Pt
registers. RTS and CTS remain unchanged. The new
configuration is valid on CS’s rising edge if the transmit
buffer is empty (T = 1) and transmission is over. If the
latest transmission has not been completed (T = 0), the
registers are updated when the transmission is over.
The write configuration register bits (FEN, SHDNi, IR,
ST, PE, L, B3–B0) take effect after the current transmis-
sion is over. The mask bits (TM, RM, PM, RAM) take
effect immediately after SCLK’s 16th rising edge.
Bits 15 and 14 of the DOUT write configuration (R and
T) are sent out of the MAX3110E/MAX3111E along with
14 trailing zeros. The use of the R and T bits is optional,
but ignore the 14 trailing zeros.
Warning! The UART requires stable crystal oscillator
operation before configuration (typically ~25ms after
power-up). Upon power-up, compare the write configu-
ration bits with the read configuration bits in a software
loop until both match. This ensures that the oscillator is
stable and that the UART is configured correctly.
Read Configuration Mode (D15, D14 = 0, 1)
The read configuration mode is used to read back the
last configuration written to the UART. In this mode, bits
15 and 14 of the DIN configuration word are required to
be 0 and 1, respectively, to enable the read configura-
tion mode. Bits 13–1 of the DIN word should be zeros,
and bit 0 is the test bit to put the UART in test mode
(see the
Test Mode section). Table 3 shows the bit
assignment for the read configuration register.
Test Mode
The device enters a test mode if bit 0 of the DIN config-
uration word equals one when doing a read configura-
tion. In this mode, if CS = 0, the RTS pin transmits a
clock that is 16-times the baud rate. The TX pin is low
as long as CS remains low while in test mode. Table 3
shows the bit assignment for the read configuration
register.
Write Data Register (D15, D14 = 1, 0)
Use the write data register for transmitting to the TX-
buffer and receiving from the RX buffer (and RX FIFO
when enabled). When using this register, the DIN and
DOUT write data words are used simultaneously, and
bits 13–11 for both the DIN and DOUT write data words
are meaningless zeros. The DIN write data word con-
tains the data that is being transmitted, and the DOUT
write data word contains the data that is being received
from the RX FIFO. Table 4 shows the bit assignment for
the write data mode. To change the RTS pin’s output
state without transmitting data, set the TE bit high. If
performing a write data operation, the R bit will clear on
the falling edge of SCLK’s 16th clock pulse if no new
data is available.
Read Data Register (D15, D14 = 0, 0)
Use the read data register for receiving data from the
RX FIFO. When using this register, bits 15 and 14 of
DIN are both required to be 0. Bits 13–0 of the DIN
read-data word should be zeros. Table 5 shows the bit
assignments for the read data mode. Reading data
clears the R bit and interrupt IRQ. If performing a read
data operation, the R bit will clear on the falling edge of
SCLKs 16th clock pulse if no new data is available.
SPI/MICROWIRE-Compatible UART and ±15kV ESD-
Protected RS-232 Transceivers with Internal Capacitors
______________________________________________________________________________________
15
相关PDF资料 |
PDF描述 |
|---|---|
| MAX3637ETM+ | 800 MHz, OTHER CLOCK GENERATOR, QCC48 |
| MAX6441KABGZD7+T | Low-Power, Single-/Dual-Level Battery Monitors with Hysteresis and Integrated µP Reset |
| MAX6441KABHRD3+T | Low-Power, Single-/Dual-Level Battery Monitors with Hysteresis and Integrated µP Reset |
| MAX6441KABHRD7+T | Low-Power, Single-/Dual-Level Battery Monitors with Hysteresis and Integrated µP Reset |
| MAX6441KABHSD3+T | Low-Power, Single-/Dual-Level Battery Monitors with Hysteresis and Integrated µP Reset |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX3111ECWI+ | 制造商:Maxim Integrated Products 功能描述:LINE TRNSCVR 2TR 2TX 2RX 28SOIC W - Rail/Tube |
| MAX3111ECWI+G36 | 功能描述:UART 接口集成电路 5V SPI/uWire Compatible RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| MAX3111ECWI+T | 功能描述:UART 接口集成电路 RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| MAX3111ECWI+TG36 | 功能描述:UART 接口集成电路 5V SPI/uWire Compatible RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| MAX3111ECWI-T | 功能描述:UART 接口集成电路 RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。