参数资料
型号: MAX3541ELM+T
厂商: Maxim Integrated
文件页数: 17/19页
文件大小: 0K
描述: IC TV TUNER SGL CONV 48FCLGA
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
产品变化通告: Product Discontinuation 20/Apr/2012
标准包装: 2,500
系列: *
频率: 47MHz ~ 68MHz,174MHz ~ 230MHz,470MHz ~ 862MHz
电流 - 接收: *
数据接口: PCB,表面贴装
存储容量: *
天线连接器: PCB,表面贴装
电源电压: 3.1 V ~ 3.5 V
工作温度: -40°C ~ 85°C
封装/外壳: 48-LFLGA 裸露焊盘
供应商设备封装: 48-FCLGA-EP(7x7)
包装: 带卷 (TR)
Complete Single-Conversion
Television Tuner
Once the address has been programmed, the data
stored in that address is transferred to the TFR[7:0] bits
in the ROM Table Data Readback register (Table 13).
The ROM data at the specified address can then be
read from the TFR[7:0] bits and stored in the micro-
processor’s local memory.
Interpolating Tracking Filter Coefficients
The TFS[7:0] and TFP[5:0] bits must be reprogrammed
for each channel frequency to optimize performance.
The optimal settings for each channel can be calculat-
ed from the ROM table data using the equations below:
Closed-Loop RF Gain Control
Closed-loop RF gain control can be implemented by
connecting the IFOVLD output to the RFAGC input.
Using a 10k Ω pullup resistor on the IFOVLD pin as
shown in the Typical Application Circuit results in a
nominal control voltage range of 0.5V to 3V.
VCO and VCO Divider Selection
The MAX3541 frequency synthesizer includes three
VCOs and eight VCO sub-bands to guarantee a
2200MHz to 4400MHz VCO frequency range. The fre-
quency synthesizer also features an additional VCO fre-
VHF filter:
VS0
[
TFS = INT[ 10 256
VP0
[
TFP = INT[10 256
× 5 + (
× 5 + (
VS1
256
VP1
2 5 6
- 1) × 1.5 × 10 -2 × f RF ]
- 1) × 10 -2 × f RF ]
]
]
quency divider that must be programmed to either 4, 8,
16, or 32 by the VDIV[1:0] bits in the VCO register based
on the channel being received.
To ensure PLL lock, the proper VCO and VCO sub-band
for the channel being received must be chosen by itera-
tively selecting a VCO and VCO sub-band, then reading
UHF filter:
the LD[2:0] bits to determine if the PLL is locked. Any
reading from 001 to 110 indicates the PLL is locked. If
:
US0
[
TFS = INT[10 256
UP0
[
TFP = INT[10 256
× 5 + (
× 5 + (
US1
256
UP 1
256
- 1) × 5 × 1 0 -3 × f RF ]
- 1) × 5 × 10 -3 × f RF ]
] ? 10
]
LD[2:0] reads 000, the PLL is unlocked and the selected
VCO is at the bottom of its tuning range; a lower VCO
sub-band must be selected. If LD[2:0] reads 111, the PLL
is unlocked and the selected VCO is at the top of its tun-
ing range; a higher VCO sub-band must be selected. The
where:
f RF = operating frequency in megahertz.
TFS = decimal value of the optimal TFS[7:0] setting
(Table 9) for the given operating frequency.
TFP = decimal value of the optimal TFP[5:0] setting
(Table 10) for the given operating frequency.
VS0, VS1, VP0, VP1, US0, US1, UP0, and UP1 = the
decimal values of the ROM table coefficients (Table
16).
IF Overload Detector
The MAX3541 includes a broadband IF overload detec-
tor, which provides an indication of the total power pre-
sent at the RF input. The overload-detector output voltage
is compared to a reference voltage, and the difference is
amplified. This error signal drives an open-collector tran-
sistor whose collector is connected to the IFOVLD pin,
causing the IFOVLD pin to sink current. The nominal full-
scale current sunk by the IFOVLD pin is 300μA. The
IFOVLD pin requires a 10k Ω pullup resistor to V CC .
The IF overload detector is calibrated at the factory to
attack at 0.7V P-P at the IFOUT1. Upon power-up, the
baseband processor must read OD[2:0] from the ROM
table and store it in the IFVOLD register.
VCO and VCO sub-band settings should be progressive-
ly increased or decreased until the LD[2:0] reading falls in
the 001 to 110 range.
Due to overlap between VCO sub-band frequencies, it is
possible that multiple VCO settings can be used to tune
to the same channel frequency. System performance at
a given channel should be similar between the various
possible VCO settings, so it is sufficient to select the first
VCO and VCO sub-band that provides lock.
Layout Considerations
The MAX3541 EV kit can serve as a guide for PCB lay-
out. Keep RF signal lines as short as possible to mini-
mize losses and radiation. Use controlled impedance on
all high-frequency traces. The exposed paddle must be
soldered evenly to the board’s ground plane for proper
operation. Use abundant vias beneath the exposed pad-
dle for maximum heat dissipation. Use abundant ground
vias between RF traces to minimize undesired coupling.
To minimize coupling between different sections of the
IC, the ideal power-supply layout is a star configuration,
which has a large decoupling capacitor at the central
V CC node. The V CC traces branch out from this node,
with each trace going to separate V CC pins of the
MAX3541. Each V CC pin must have a bypass capacitor
with a low impedance to ground at the frequency of
interest. Do not share ground vias among multiple con-
nections to the PCB ground plane.
______________________________________________________________________________________
17
相关PDF资料
PDF描述
104MT160KB RECT BRIDGE 1600V 100A INT-A-PAK
MAX2116UTL+T IC TUNER DIRECT-CONV DBS 40-TQFN
104MT120KB RECT BRIDGE 1200V 100A INT-A-PAK
104MT100KB RECT BRIDGE 1000V 100A INT-A-PAK
MAX2390ETI+ IC RECEIVERS ZERO-IF 28TQFN-EP
相关代理商/技术参数
参数描述
MAX3541EVKIT# 功能描述:射频开发工具 MAX3541 Eval Kit RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
MAX3541EVKIT+ 功能描述:射频开发工具 MAX3541 Eval Kit RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V
MAX3542CLM+ 功能描述:调谐器 Single-Conversion Television Tuner RoHS:否 制造商:NXP Semiconductors 功能: 噪声系数: 工作电源电压: 最小工作温度: 最大工作温度:
MAX3542CLM+T 功能描述:调谐器 DVB Tuner RoHS:否 制造商:NXP Semiconductors 功能: 噪声系数: 工作电源电压: 最小工作温度: 最大工作温度:
MAX3542EVKIT+ 功能描述:射频开发工具 MAX3542 Eval Kit RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V