参数资料
型号: MAX7032EVSYS-433
厂商: Maxim Integrated
文件页数: 26/32页
文件大小: 0K
描述: EVAL KIT MAX7032
标准包装: 1
系列: *
Low-Cost, Crystal-Based, Programmable,
ASK/FSK Transceiver with Fractional-N PLL
CS
DIO
t OFF
t CPU
t OFF
t CPU
t LOW
t RF
t ON
ASK_DATA OR
FSK_DATA
Figure 10. DRX Mode Sequence of the MAX7032
Set OFPS1 to be 1 and OFPS0 to be 1. That sets the
t OFF time base (1 LSB) to be 7680μs. Set REG 0x06
and REG 0x07 to be FFFF, which is 65535 in decimal.
Therefore, the total t OFF is:
t OFF = 7680μs x 65535 = 8min 23s
During t OFF , the MAX7032 is operating with very low
supply current (23.4μA typ), where all its modules are
turned off, except for the t OFF timer itself. Upon com-
pletion of the t OFF time, the MAX7032 signals the user
by asserting DIO low.
CPU Recovery Timer (t CPU )
The CPU recovery timer, t CPU (see Figure 10), is used
to delay power up of the MAX7032, thereby providing
extra power savings and giving the CPU time to com-
plete its own power-on sequence. The CPU is signaled
to begin powering up when the DIO line is pulled low
by the MAX7032 at the end of t OFF . Then, t CPU begins
counting, while DIO is held low by the MAX7032. At the
t RF
t ON
RF Settling Timer (t RF )
The RF settling timer, t RF (see Figure 10), allows the RF
sections of the MAX7032 to power up and stabilize
before ASK or FSK data is received. t RF begins count-
ing once t CPU has expired. At the beginning of t RF , the
modules selected in the power control register (register
0x00) are all powered up and the peak detectors are in
the track mode and have the t RF period to settle.
t RF is a 16-bit timer, configured through register 0x09
(upper byte) and register 0x0A (lower byte). The possi-
ble t RF settings are listed in Table 14. The data written
to the t RF register (register 0x09 and register 0x0A) are
multiplied by 120μs to give the total t RF time. See the
example in the CPU Recovery Timer (t CPU ) section. On
power-up, the RF timer registers are reset to zero and
must be written before using DRX mode.
Table 13. CPU Recovery Timer (t CPU )
Configuration
end of t CPU , the t RF counter begins.
t CPU is an 8-bit timer, configured through register 0x08.
The possible t CPU settings are summarized in Table 13.
The data written to the t CPU register (register 0x08) is
multiplied by 120μs to give the total t CPU time. See the
TIME BASE
(μs)
120
MIN t CPU
REG 0x08 = 0x01
(μs)
120
MAX t CPU
REG 0x08 = 0xFF
(ms)
30.6
example below. On power-up, the CPU timer register is
reset to zero and must be written before using DRX
mode.
Table 14. RF Settling Timer (t RF )
Configuration
Set REG 0x08 to be FF in hex, which is 255 in decimal.
Therefore, the total t CPU is:
t CPU = 120μs x 255 = 30.6ms
t RF TIME BASE
(μs)
120
MIN t RF
REG 0x09 = 0x00
REG 0x0A = 0x01
(μs)
120
MAX t RF
REG 0x09 = 0xFF
REG 0x0A = 0xFF
(s)
7.86
26
______________________________________________________________________________________
相关PDF资料
PDF描述
MAX7033ETJ+T IC RX 315MHZ/433MHZ ASK 32TQFN
MAX7033EVKIT-315 EVAL KIT FOR MAX7033 315MHZ
MAX7034EVKIT-433+ EVAL KIT MAX7034
MAX7036EVKIT-433+ EVAL KIT MAX7036
MAX7042EVKIT-433+ EVAL KIT MAX7042
相关代理商/技术参数
参数描述
MAX7033 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:315MHz/433MHz ASK Superheterodyne Receiver with AGC Lock
MAX7033_1 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Evaluation Kit
MAX7033_11 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:315MHz/433MHz ASK Superheterodyne Receiver with AGC Lock
MAX7033_1109 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:315MHz/433MHz ASK Superheterodyne Receiver with AGC Lock
MAX7033ETJ 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:315MHz/433MHz ASK Superheterodyne Receiver with AGC Lock