- 您现在的位置：买卖IC网 > PDF目录15138 > MAX797CSE+T (Maxim Integrated Products)IC REG CTRLR BUCK PWM CM 16-SOIC PDF资料下载
参数资料
| 型号： | MAX797CSE+T |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 21/32页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM CM 16-SOIC |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 2,500 |
| PWM 型： | 电流模式，混合 |
| 输出数： | 1 |
| 频率 - 最大： | 330kHz |
| 占空比： | 96% |
| 电源电压： | 4.5 V ~ 30 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 16-SOIC（0.154"，3.90mm 宽） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
Step-Down Controllers with
Synchronous Rectifier for CPU Power
These equations are “worst-case” with 45 degrees of
phase margin to ensure jitter-free fixed-frequency opera-
tion and provide a nicely damped output response for
zero to full-load step changes. Some cost-conscious
designers may wish to bend these rules by using less
expensive (lower quality) capacitors, particularly if the
load lacks large step changes. This practice is tolerable,
provided that some bench testing over temperature is
done to verify acceptable noise and transient response.
There is no well-defined boundary between stable and
unstable operation. As phase margin is reduced, the
first symptom is a bit of timing jitter, which shows up as
blurred edges in the switching waveforms where the
scope won’t quite sync up. Technically speaking, this
(usually) harmless jitter is unstable operation, since the
switching frequency is now non-constant. As the
capacitor quality is reduced, the jitter becomes more
pronounced and the load-transient output voltage
waveform starts looking ragged at the edges.
Eventually, the load-transient waveform has enough
ringing on it that the peak noise levels exceed the
allowable output voltage tolerance. Note that even with
zero phase margin and gross instability present, the
output voltage noise never gets much worse than I PEAK
x R ESR (under constant loads, at least).
Designers of RF communicators or other noise-sensi-
tive analog equipment should be conservative and
stick to the guidelines. Designers of notebook comput-
ers and similar commercial-temperature-range digital
systems can multiply the R ESR value by a factor of 1.5
without hurting stability or transient response.
The output voltage ripple is usually dominated by the
ESR of the filter capacitor and can be approximated as
I RIPPLE x R ESR . There is also a capacitive term, so the
full equation for ripple in the continuous mode is
V NOISE(p-p) = I RIPPLE x (R ESR + 1 / (2 x pi x f x C F )). In
idle mode, the inductor current becomes discontinuous
with high peaks and widely spaced pulses, so the
noise can actually be higher at light load compared to
full load. In idle mode, the output ripple can be calcu-
lated as:
0.02 x R ESR
V NOISE(p-p) = —————— +
R SENSE
0.0003 x L x [1 / V OUT + 1 / (V IN - V OUT )]
———————————————————
(R SENSE ) 2 x C F
Transformer Design
(MAX796/MAX799 Only)
Buck-plus-flyback applications, sometimes called “cou-
pled-inductor” topologies, need a transformer in order to
generate multiple output voltages. The basic electrical
design is a simple task of calculating turns ratios and
adding the power delivered to the secondary in order to
calculate the current-sense resistor and primary induc-
tance. However, extremes of low input-output differen-
tials, widely different output loading levels, and high turns
ratios can complicate the design due to parasitic trans-
former parameters such as inter-winding capacitance,
secondary resistance, and leakage inductance. For
examples of what is possible with real-world transformers,
see the graphs of Maximum Secondary Current vs. Input
Voltage in the Typical Operating Characteristics.
Power from the main and secondary outputs is lumped
together to obtain an equivalent current referred to the
main output voltage (see Inductor L1 for definitions of
parameters). Set the value of the current-sense resistor
at 80mV / I TOTAL .
P TOTAL = the sum of the output power from all outputs
I TOTAL = P TOTAL / V OUT = the equivalent output cur-
rent referred to V OUT
V OUT (V IN(MAX) - V OUT )
L(primary) = —————————————
V IN(MAX) x f x I TOTAL x LIR
V SEC + V FWD
Turns Ratio N = ——————————————
V OUT(MIN) + V RECT + V SENSE
where: V SEC is the minimum required rectified sec-
ondary-output voltage
V FWD is the forward drop across the secondary
rectifier
V OUT(MIN) is the minimum value of the main
output voltage (from the Electrical
Characteristics )
V RECT is the on-state voltage drop across the
synchronous-rectifier MOSFET
V SENSE is the voltage drop across the sense
resistor
In positive-output (MAX796) applications, the trans-
former secondary return is often referred to the main
output voltage rather than to ground in order to reduce
the needed turns ratio. In this case, the main output
voltage must first be subtracted from the secondary
voltage to obtain V SEC .
______________________________________________________________________________________
21
相关PDF资料 |
PDF描述 |
|---|---|
| MAX1655EEE+T | IC REG CTRLR BUCK PWM CM 16-QSOP |
| MAX1540AETJ+T | IC REG CTRLR DIVIDER PWM 32-TQFN |
| B43088A4336M | 33UF 350V 16X20 SINGLE END |
| MAX1637EEE+T | IC REG CTRLR BUCK PWM CM 16-QSOP |
| GSM18DTMI-S189 | CONN EDGECARD 36POS R/A .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX797EPE | 功能描述:DC/DC 开关控制器 RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK |
| MAX797EPE+ | 制造商:Maxim Integrated Products 功能描述: |
| MAX797ESE | 功能描述:DC/DC 开关控制器 RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK |
| MAX797ESE/GG8 | 功能描述:DC/DC 开关控制器 RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK |
| MAX797ESE/GG8-T | 制造商:Maxim Integrated Products 功能描述:STEP DOWN CONTROLLER - Tape and Reel |
发布紧急采购，3分钟左右您将得到回复。