参数资料
型号: MAX8548EUB+
厂商: Maxim Integrated Products
文件页数: 11/18页
文件大小: 0K
描述: IC REG CTRLR BUCK PWM VM 10-UMAX
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 50
PWM 型: 电压模式
输出数: 1
频率 - 最大: 120kHz
占空比: 95%
电源电压: 2.7 V ~ 28 V
降压:
升压:
回扫:
反相:
倍增器:
除法器:
Cuk:
隔离:
工作温度: -40°C ~ 85°C
封装/外壳: 10-TFSOP,10-MSOP(0.118",3.00mm 宽)
包装: 管件
Low-Cost, Wide Input Range, Step-Down
Controllers with Foldback Current Limit
A limitation of sensing current across a MOSFET’s on-
resistance is that the current-limit threshold is not accu-
rate since MOSFET R DS(ON) specifications are not
precise. This type of current limit provides a coarse level
of fault protection. It is especially suited when the input
source is already current-limited or otherwise protected.
Power MOSFET Selection
The MAX8545/MAX8546/MAX8548 drive two external,
Because of zero-voltage switch operation, the N2 gate-
drive losses are due to charging and discharging the
input capacitor, C ISS . These losses are distributed
between the average DL gate driver’s pullup and pull-
down resistors and the internal gate resistance. The
R DL is typically 1.8 Ω , and the internal gate resistance
(R GATE ) of the MOSFET is typically 2 Ω . The drive
power dissipated in N2 is given by:
P N 2 DR = C ISS × ( V GS ) × f S ×
logic-level, n-channel MOSFETs as the circuit switching
elements. The key selection parameters are:
1) On-resistance (R DS(ON) ): the lower, the better.
2
R GATE
R GATE + R DL
P N 1 CC = ? OUT ? × ( I LOAD ) × R DS ( ON )
2) Maximum drain-to-source voltage (V DSS ) should be
at least 10% higher than the input supply rail at the
high-side MOSFET’s drain.
3) Gate charges (Q G , Q GD , Q GS ): the lower, the better.
Choose the MOSFETs with rated R DS(ON) at V GS = 4.5V
for an input voltage greater than 5V, and at V GS = 2.5V
for an input voltage less than 5.5V. For a good compro-
mise between efficiency and cost, choose the high-side
MOSFET (N1) that has conduction losses equal to the
switching losses at nominal input voltage and maximum
output current. For N2, make sure it does not spuriously
N1 operates as a duty-cycle control switch and has the
following major losses: the channel conduction loss
(P N1CC ), the voltage and current overlapping switching
loss (P N1SW ), and the drive loss (P N1DR ). N1 does not
have a body-diode conduction loss because the diode
never conducts current:
? V ? 2
? V IN ?
Use R DS(ON) at T J(MAX) :
turn on due to a dV/dt caused by N1 turning on as this
would result in shoot-through current degrading the
efficiency. MOSFETs with a lower Q GD /Q GS ratio have
P N 1 SW = V IN × I LOAD × f S ×
Q GS + Q GD
I GATE
higher immunity to dV/dt.
MOSFET Power Dissipation
where I GATE is the average DH high driver output-cur-
rent capability determined by:
For proper thermal-management design, the power dis-
sipation must be calculated at the desired maximum
operating junction temperature, maximum output cur-
I GATE ( ON ) =
1
2
×
VL
R DH + R GATE
rent, and worst-case input voltage (for the low-side
MOSFET (N2) the worst case is at V IN(MAX) , for the high-
side MOSFET (N1) the worst case can be either at
V IN(MIN) or V IN(MAX) ). N1 and N2 have different loss
where R DH is the high-side MOSFET driver’s average
on-resistance (2.05 Ω typ) and R GATE is the internal
gate resistance of the MOSFET (2 Ω typ):
components due to the circuit operation. N2 operates as
a zero-voltage switch; therefore, the major losses are:
the channel conduction loss (P N2CC ), the body-diode
P N 1 DR = Q GS × V GS × f S ×
R GATE
R DH + R GATE
P N 2 CC = ? 1 ? OUT ? × I 2 LOAD × R DS ( ON )
conduction loss (P N2DC ), and the gate-drive loss
(P N2DR ):
? V ?
? V IN ?
Use R DS(ON) at T J(MAX) :
P N 2 DC = 2 × I LOAD × V F × t dt × f S
where V F is the body-diode forward voltage drop, t dt is
the dead time between N1 and N2 switching transitions
(which is 30ns), and f S is the switching frequency.
where V GS ~ VL.
In addition to the losses above, allow about 20% more
for additional losses due to MOSFET output capaci-
tance and N2 body-diode reverse recovery charge dis-
sipated in N1. Refer to the MOSFET data sheet for
thermal resistance specifications to calculate the PC
board area needed. This information is essential to
maintain the desired maximum operating junction tem-
perature with the above calculated power dissipation.
To reduce EMI caused by switching noise, add a 0.1μF
ceramic capacitor from the high-side MOSFET drain to
the low-side MOSFET source or add resistors in series
______________________________________________________________________________________
11
相关PDF资料
PDF描述
UCJ1H101MCL1GS CAP ALUM 100UF 50V 20% SMD
VI-J0H-EY-B1 CONVERTER MOD DC/DC 52V 50W
MAX1967EUB+ IC REG CTRLR BUCK PWM VM 10-UMAX
VI-J0F-EY-B1 CONVERTER MOD DC/DC 72V 50W
LM5020MM-2/NOPB IC REG CTRLR PWM CM 10-MSOP
相关代理商/技术参数
参数描述
MAX8548EUB+ 功能描述:电压模式 PWM 控制器 Wide Input Range Step-Down Controller RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel
MAX8548EUB+T 功能描述:电压模式 PWM 控制器 Wide Input Range Step-Down Controller RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel
MAX8548EUB-T 功能描述:DC/DC 开关控制器 RoHS:否 制造商:Texas Instruments 输入电压:6 V to 100 V 开关频率: 输出电压:1.215 V to 80 V 输出电流:3.5 A 输出端数量:1 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:CPAK
MAX8550AETI 功能描述:PMIC 解决方案 RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel
MAX8550AETI+ 功能描述:电压模式 PWM 控制器 Integrated DDR Power Supply Solution RoHS:否 制造商:Texas Instruments 输出端数量:1 拓扑结构:Buck 输出电压:34 V 输出电流: 开关频率: 工作电源电压:4.5 V to 5.5 V 电源电流:600 uA 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装 / 箱体:WSON-8 封装:Reel