- 您现在的位置：买卖IC网 > PDF目录1848 > MAX8646ETG+T (Maxim Integrated Products)IC REG BUCK SYNC ADJ 6A 24TQFN PDF资料下载
参数资料
| 型号： | MAX8646ETG+T |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 12/16页 |
| 文件大小： | 0K |
| 描述： | IC REG BUCK SYNC ADJ 6A 24TQFN |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 2,500 |
| 类型： | 降压（降压） |
| 输出类型： | 可调式 |
| 输出数： | 1 |
| 输出电压： | 0.6 V ~ 3.2 V |
| 输入电压： | 2.35 V ~ 3.6 V |
| PWM 型： | 电压模式 |
| 频率 - 开关： | 500kHz ~ 2MHz |
| 电流 - 输出： | 6A |
| 同步整流器： | 是 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-WFQFN 裸露焊盘 |
| 包装： | 带卷 (TR) |
| 供应商设备封装： | 24-TQFN-EP（4x4） |
6A, 2MHz Step-Down Regulator
with Integrated Switches
lating the output voltage back to its predetermined
value. The controller response time depends on the
closed-loop bandwidth. A higher bandwidth yields a
faster response time, preventing the output from deviat-
ing further from its regulating value. See the Compen-
sation Design section for more details.
Input-Capacitor Selection
The input capacitor reduces the current peaks drawn
from the input power supply and reduces switching
noise in the IC. The total input capacitance must be
equal or greater than the value given by the following
equation to keep the input-ripple voltage within specs
and minimize the high-frequency ripple current being
fed back to the input source:
DCR and the internal switch resistance, R DS(ON) . A typi-
cal value for R DS(ON) is 23m ? . R O is the output load
resistance, which is equal to the rated output voltage
divided by the rated output current. ESR is the total
equivalent series resistance of the output filtering capaci-
tor. If there is more than one output capacitor of the same
type in parallel, the value of the ESR in the above equa-
tion is equal to that of the ESR of a single output capaci-
tor divided by the total number of output capacitors.
The high switching frequency range of the MAX8646
allows the use of ceramic output capacitors. Since the
ESR of ceramic capacitors is typically very low, the fre-
quency of the associated transfer function zero is higher
than the unity-gain crossover frequency, f C , and the zero
cannot be used to compensate for the double pole creat-
C IN _ MIN =
D x T S x I OUT
V IN ? RIPPLE
ed by the output filtering inductor and capacitor. The dou-
ble pole produces a gain drop of 40dB/decade and a
phase shift of 180°/decade. The error amplifier must com-
where V IN-RIPPLE is the maximum allowed input ripple
voltage across the input capacitors and is recommend-
ed to be less than 2% of the minimum input voltage. D
is the duty cycle (V OUT /V IN ) and T S is the switching
period (1/f S ).
The impedance of the input capacitor at the switching
frequency should be less than that of the input source so
pensate for this gain drop and phase shift to achieve a
stable high-bandwidth closed-loop system. Therefore,
use type III compensation as shown in Figures 3 and 4.
Type III compensation possesses three poles and two
zeros with the first pole, f P1_EA , located at zero frequency
(DC). Locations of other poles and zeros of the type III
compensation are given by:
high-frequency switching currents do not pass through
the input source but are instead shunted through the
input capacitor. High source impedance requires high
input capacitance. The input capacitor must meet the
ripple current requirement imposed by the switching cur-
rents. The RMS input ripple current is given by:
f Z 1 _ EA =
f Z 2 _ EA =
1
2 π × R 1 × C 1
1
2 π × R 3 × C 3
I RIPPLE = I LOAD ×
V OUT × (V IN ? V OUT )
V IN
f P 3 _ EA =
1
2 π × R 1 × C 2
where I RIPPLE is the input RMS ripple current.
Compensation Design
f P 2 _ EA =
1
2 π × R 2 × C 3
The power transfer function consists of one double pole
and one zero. The double pole is introduced by the out-
put filtering inductor L and the output filtering capacitor
C O . The ESR of the output filtering capacitor deter-
mines the zero. The double pole and zero frequencies
are given as follows:
The above equations are based on the assumptions
that C1>>C2, and R3>>R2, which are true in most
applications. Placements of these poles and zeros are
determined by the frequencies of the double pole and
ESR zero of the power transfer function. It is also a
function of the desired close-loop bandwidth. The fol-
2 π x L x C O x ? O
f P 1 _ LC = f P 2 _ LC =
1
? R + ESR ?
?
? R O + R L ?
lowing section outlines the step-by-step design proce-
dure to calculate the required compensation
components for the MAX8646. When the output voltage
of the MAX8646 is programmed to a preset voltage, R3
is internal to the IC and R4 does not exist (Figure 3b).
f Z _ ESR =
1
2 π x ESR x C O
When externally programming the MAX8646 (Figure
3a), the output voltage is determined by:
where R L is equal to the sum of the output inductor’s
12
______________________________________________________________________________________
相关PDF资料 |
PDF描述 |
|---|---|
| MAX8649SEWE+T | IC REG BUCK SYNC ADJ 1.8A 16WLP |
| MAX864EEE+T | IC REG SWTCHD CAP DBL INV 16QSOP |
| MAX8654ETX+T | IC REG BUCK ADJ 8A 36TQFN |
| MAX8655ETN+T | IC REG BUCK ADJ 25A 56TQFN |
| MAX865EUA | IC REG SWITCHD CAP DBL INV 8UMAX |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX8646EVKIT+ | 功能描述:直流/直流开关调节器 Evaluation Kit for the MAX8646 RoHS:否 制造商:International Rectifier 最大输入电压:21 V 开关频率:1.5 MHz 输出电压:0.5 V to 0.86 V 输出电流:4 A 输出端数量: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:PQFN 4 x 5 |
| MAX8647ETE+ | 功能描述:LED照明驱动器 Charge Pump for 6 White/RGB LEDs RoHS:否 制造商:STMicroelectronics 输入电压:11.5 V to 23 V 工作频率: 最大电源电流:1.7 mA 输出电流: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:SO-16N |
| MAX8647ETE+T | 功能描述:LED照明驱动器 Charge Pump for 6 White/RGB LEDs RoHS:否 制造商:STMicroelectronics 输入电压:11.5 V to 23 V 工作频率: 最大电源电流:1.7 mA 输出电流: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:SO-16N |
| MAX8648ETE | 制造商:MAXIM 功能描述:Pb Free |
| MAX8648ETE+ | 功能描述:LED照明驱动器 Charge Pump for 6 White/RGB LEDs RoHS:否 制造商:STMicroelectronics 输入电压:11.5 V to 23 V 工作频率: 最大电源电流:1.7 mA 输出电流: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:SO-16N |
发布紧急采购，3分钟左右您将得到回复。