参数资料
型号: MAX9217ETM+
厂商: Maxim Integrated Products
文件页数: 11/15页
文件大小: 0K
描述: IC SERIALIZER LVDS 48-TQFN
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 50
功能: 串行器
数据速率: 700Mbps
输入类型: LVTTL/LVCMOS
输出类型: LVDS
输入数: 27
输出数: 1
电源电压: 3 V ~ 3.6 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 48-WFQFN 裸露焊盘
供应商设备封装: 48-TQFN-EP(6x6)
包装: 管件
MAX9217
Pin Description
PIN
NAME
FUNCTION
1, 13, 37
GND
Input Buffer Supply and Digital Supply Ground
2VCCIN
Input Buffer Supply Voltage. Bypass to GND with 0.1F and 0.001F capacitors in parallel as
close to the device as possible, with the smallest value capacitor closest to the supply pin.
3–10,
39–48
RGB_IN[17:0]
LVTTL/LVCMOS Red, Green, and Blue Digital Video Data Inputs. Eighteen data bits are loaded
into the input latch on the rising edge of PCLK_IN when DE_IN is high. Internally pulled down to
GND.
11, 12, 15–21
CNTL_IN[8:0]
LVTTL/LVCMOS Control Data Inputs. Control data are latched on the rising edge of PCLK_IN
when DE_IN is low. Internally pulled down to GND.
14, 38
VCC
Digital Supply Voltage. Bypass to GND with 0.1F and 0.001F capacitors in parallel as close to
the device as possible, with the smallest value capacitor closest to the supply pin.
22
DE_IN
LVTTL/LVCMOS Data Enable Input. Logic-high selects RGB_IN[17:0] to be latched. Logic-low
selects CNTL_IN[8:0] to be latched. DE_IN must be switching for proper operation. Internally
pulled down to GND.
23
PCLK_IN
LVTTL/LVCMOS Parallel Clock Input. Latches data and control inputs and provides the PLL
reference clock. Internally pulled down to GND.
24, 25
I.C.
Internally connected to GND. Connect to GND or leave unconnected.
26
PLL GND
PLL Supply Ground
27
VCCPLL
PLL Supply Voltage. Bypass to PLL GND with 0.1F and 0.001F capacitors in parallel as close
to the device as possible, with the smallest value capacitor closest to the supply pin.
28
PWRDWN
LVTTL/LVCMOS Power-Down Input. Internally pulled down to GND.
29
CMF
Common-Mode Filter. Optionally connect a capacitor between CMF and ground to filter
common-mode switching noise.
30, 31
LVDS GND
LVDS Supply Ground
32
OUT-
Inverting LVDS Serial Data Output
33
OUT+
Noninverting LVDS Serial Data Output
34
VCCLVDS
LVDS Supply Voltage. Bypass to LVDS GND with 0.1F and 0.001F capacitors in parallel as
close to the device as possible, with the smallest value capacitor closest to the supply pin.
35
RNG1
LVTTL/LVCMOS Frequency Range Select Input. Set to the frequency range that includes the
PCLK_IN frequency as shown in Table 3. Internally pulled down to GND.
36
RNG0
LVTTL/LVCMOS Frequency Range Select Input. Set to the frequency range that includes the
PCLK_IN frequency as shown in Table 3. Internally pulled down to GND.
EP
Exposed Pad (Thin QFN Package Only). Connect Thin QFN exposed pad to PCB GND.
27-Bit, 3MHz-to-35MHz
DC-Balanced LVDS Serializer
_______________________________________________________________________________________
5
相关PDF资料
PDF描述
MAX9242EUM+ SEMICONDUCTOR OTHER
MAX3680EAI+ IC DESERIALZR 622MBPS TTL 28SSOP
V72C24H150BG CONVERTER MOD DC/DC 24V 150W
V72C24H150B2 CONVERTER MOD DC/DC 24V 150W
V72C15H150BG3 CONVERTER MOD DC/DC 15V 150W
相关代理商/技术参数
参数描述
MAX9217ETM+ 功能描述:串行器/解串器 - Serdes 27-Bit DC-Balanced Serializer RoHS:否 制造商:Texas Instruments 类型:Deserializer 数据速率:1.485 Gbit/s 输入类型:ECL/LVDS 输出类型:LVCMOS 输入端数量:1 输出端数量:20 工作电源电压:2.375 V to 2.625 V 工作温度范围:0 C to + 70 C 封装 / 箱体:TQFP-64
MAX9217ETM+T 功能描述:串行器/解串器 - Serdes 27-Bit DC-Balanced Serializer RoHS:否 制造商:Texas Instruments 类型:Deserializer 数据速率:1.485 Gbit/s 输入类型:ECL/LVDS 输出类型:LVCMOS 输入端数量:1 输出端数量:20 工作电源电压:2.375 V to 2.625 V 工作温度范围:0 C to + 70 C 封装 / 箱体:TQFP-64
MAX9217ETM+T&R 制造商:Maxim Integrated Products 功能描述:27-BIT, 3MHZ-TO-35MHZ DC-BALANCED LVDS SERIALIZER - Tape and Reel
MAX9217ETM-T 制造商:Maxim Integrated Products 功能描述:27-BIT 3MHZ-TO-35MHZ DC-BALANCED LVDS SERIALI - Tape and Reel
MAX9217EVKIT+ 功能描述:界面开发工具 MAX9217/18 Eval Kit RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V