参数资料
型号: MAX9242EUM/V+
厂商: Maxim Integrated Products
文件页数: 9/23页
文件大小: 0K
描述: IC DESERIALIZER 21BIT 48TSSOP
标准包装: 39
系列: *
MAX9242/MAX9244/MAX9246/MAX9254
21-Bit Deserializers with Programmable
Spread Spectrum and DC Balance
______________________________________________________________________________________
17
RT is required to match the transmission line impedance
(usually 100
Ω) and RO is determined by the LVDS dri-
ver design (the minimum differential output resistance of
78
Ω for the MAX9209/MAX9213 serializers is used in
the following example). This condition leaves the capac-
itor selection to change the system time constant.
In the following example, the capacitor value for a 2%
droop is calculated. Jitter due to this droop is then cal-
culated assuming a 1ns transition time:
C = -(2 x tB x DSV) / (ln (1 - D) x (RT + RO)) (Eq 1)
where:
C = AC-coupling capacitor (F)
tB = bit time (s)
DSV = digital sum variation (integer)
ln = natural log
D = droop (% of signal amplitude)
RT = termination resistor (
Ω)
RO = output resistance (
Ω)
Equation 1 is for two series capacitors (Figure 19). The bit
time (tB) is the period of the parallel clock divided by 9.
The DSV is 10. See equation 3 for four series capacitors
(Figure 20).
The capacitor for 2% maximum droop at 16MHz parallel
rate clock is:
C = -(2 x tB x DSV) / (ln (1 - D) x (RT + RO))
C = -(2 x 6.95ns x 10) / (ln (1 - 0.02) x (100
Ω + 78Ω))
C = 0.038F
Jitter due to droop is proportional to the droop and
transition time:
tJ = tT x D (Eq 2)
where:
tJ = jitter (s)
tT = transition time (s) (0 to 100%)
D = droop (% of signal amplitude)
Jitter due to 2% droop and assumed 1ns transition time is:
tJ = 1ns x 0.02
tJ = 20ps
The transition time in a real system depends on the fre-
quency response of the cable driven by the serializer.
Figure 18. DC-Coupled Link, Non-DC-Balanced Mode
7:1
1:7 FIFO
7
100
Ω
7:1
1:7 FIFO
7
100
Ω
7:1
1:7 FIFO
7
100
Ω
PLL
PLL1 +
SSPLL
100
Ω
MAX9209/MAX9213
MAX9242/MAX9244/MAX9246/MAX9254
TxOUT
TxCLK OUT
RxIN__
RxCLK IN
21:3 SERIALIZER
3:21 DESERIALIZER
PWRDWN
RxCLK OUT
RxOUT_
PWRDWN
TxCLK IN
TxIN
TRANSMISSION LINE
RO
RT
相关PDF资料
PDF描述
MAX9246EUM+D IC 21BIT DESERIALIZER 48-TSSOP
VI-J2M-IY-F3 CONVERTER MOD DC/DC 10V 50W
MS27484E18F35SB CONN PLUG 66POS STRAIGHT W/SCKT
D38999/26WD5SN CONN PLUG 5POS STRAIGHT W/SCKT
R5F100MLAFA#V0 MCU 16BIT 512KB FLASH 80LQFP
相关代理商/技术参数
参数描述
MAX9242GUM 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:21-Bit Deserializers with Programmable Spread Spectrum and DC Balance
MAX9242GUM/V+ 功能描述:串行器/解串器 - Serdes 21-Bit DC-Balanced LVDS Deserializer RoHS:否 制造商:Texas Instruments 类型:Deserializer 数据速率:1.485 Gbit/s 输入类型:ECL/LVDS 输出类型:LVCMOS 输入端数量:1 输出端数量:20 工作电源电压:2.375 V to 2.625 V 工作温度范围:0 C to + 70 C 封装 / 箱体:TQFP-64
MAX9242GUM/V+T 功能描述:串行器/解串器 - Serdes 21-Bit DC-Balanced LVDS Deserializer RoHS:否 制造商:Texas Instruments 类型:Deserializer 数据速率:1.485 Gbit/s 输入类型:ECL/LVDS 输出类型:LVCMOS 输入端数量:1 输出端数量:20 工作电源电压:2.375 V to 2.625 V 工作温度范围:0 C to + 70 C 封装 / 箱体:TQFP-64
MAX9242GUM+D 功能描述:串行器/解串器 - Serdes 21-Bit DC-Balanced LVDS Deserializer RoHS:否 制造商:Texas Instruments 类型:Deserializer 数据速率:1.485 Gbit/s 输入类型:ECL/LVDS 输出类型:LVCMOS 输入端数量:1 输出端数量:20 工作电源电压:2.375 V to 2.625 V 工作温度范围:0 C to + 70 C 封装 / 箱体:TQFP-64
MAX9242GUM+TD 功能描述:串行器/解串器 - Serdes 21-Bit DC-Balanced LVDS Deserializer RoHS:否 制造商:Texas Instruments 类型:Deserializer 数据速率:1.485 Gbit/s 输入类型:ECL/LVDS 输出类型:LVCMOS 输入端数量:1 输出端数量:20 工作电源电压:2.375 V to 2.625 V 工作温度范围:0 C to + 70 C 封装 / 箱体:TQFP-64