参数资料
型号: MAX9485ETP+
厂商: MAXIM INTEGRATED PRODUCTS INC
元件分类: 时钟产生/分配
英文描述: 73.728 MHz, OTHER CLOCK GENERATOR, QCC20
封装: 4 X 4 MM, 0.80 MM PITCH, MO-220WGGD-1, TQFN-20
文件页数: 16/16页
文件大小: 258K
代理商: MAX9485ETP+
The internal power-on reset completes after 1024
cycles of the reference clock starting when VDD is
greater than 2.2V with a tolerance of ±0.4V. When
using the internal power-on reset, RST must be high.
Figure 3 shows power-on reset timing. The internal
reset function also accepts an external forced reset by
driving RST = low. The reset is triggered when RST =
low and completes after 1024 reference clock cycles.
When a reset is initiated, any pulses on RST during the
1024 reference clock cycles are ignored. If RST is held
low at the end of a reset cycle, reset does not initiate
until a high-to-low transition is detected at RST. Figure
4 shows external reset timing.
Software and Hardwire Control Modes
The MAX9485 sampling frequency, sampling rate, and
clock outputs can be programmed through the I2C
2-wire interface (software mode, MODE = low), or
hardwired directly through three-level inputs (hardwire
mode, MODE = high). The offered functions for each
mode are shown in Table 2. CLK_OUT and MCLK are
pulled low when disabled.
Hardwire Mode Programming
(MODE = High)
In hardwire mode, FS2 selects the sampling rate (Table
3). With FS2 = low, the sampling rate is standard. With
FS2 = high, the sampling rate is doubled. When FS2 =
open, the 12kHz standard rate is selected, overriding
the setting of FS0. FS1 selects the scaling factors: 256,
384, and 768 (Table 4). FS0 selects the sample
frequencies: 32kHz, 44.1kHz, and 48kHz (Table 5).
When MODE = high, inputs SAO1 and SAO2 enable or
disable the clock outputs (Tables 6 and 7). CLK_OUT
and MCLK are pulled low when disabled.
MAX9485
Programmable Audio Clock Generator
_______________________________________________________________________________________
9
1.8V
2.6V
POWER-ON RESET RANGE
RESET
REMOVAL
RESET PERIOD =
1024 CYCLES AT 27MHz
INTERNAL
RESET
VDD
2.2V
FUNCTIONS
HARDWIRE
MODE
MODE = HIGH
SOFTWARE
MODE
MODE = LOW
Standard sampling
frequencies:
12kHz, 32kHz,
44.1kHz, 48kHz
Double sampling
frequencies:
64kHz, 88.2kHz, 96kHz
CLK_OUT1, CLK_OUT2,
MCLK:
enable/disable
Figure 3. Power-On Reset Timing
RESET
REMOVAL
(MIN: 20ns)
RESET PERIOD =
1024 CYCLES AT 27MHz
INTERNAL
RESET
RST
Figure 4. External Reset Timing
Table 2. Selectable Functions
FS2
SAMPLING RATE
Low
Standard (32kHz, 44.1kHz, 48kHz)
High
Doubled (64kHz, 88.2kHz, 96kHz)
Open
Standard (12kHz)
Table 3. Sampling Rate Selection
FS1
OUTPUT SCALING FACTOR
Low
256
High
384
Open
768
Table 4. Frequency Scaling Factors
相关PDF资料
PDF描述
MAXQ1004-B01+ RISC MICROCONTROLLER, QCC16
MAXQ2010-RFX+ 16-BIT, FLASH, 10 MHz, RISC MICROCONTROLLER, PQFP100
MAXQ3120-FFN+ 16-BIT, FLASH, 8 MHz, RISC MICROCONTROLLER, PQFP80
MAXQ3120-FFN 16-BIT, FLASH, 8 MHz, RISC MICROCONTROLLER, PQFP80
MAXQ7666BATM+ RISC MICROCONTROLLER, QCC48
相关代理商/技术参数
参数描述
MAX9485ETP+ 功能描述:时钟发生器及支持产品 Programmable Audio Clock Generator RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
MAX9485ETP+T 功能描述:时钟发生器及支持产品 Programmable Audio Clock Generator RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
MAX9485ETP-T 功能描述:时钟发生器及支持产品 Programmable Audio Clock Generator RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
MAX9485EUP 功能描述:时钟发生器及支持产品 RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
MAX9485EUP+ 功能描述:时钟发生器及支持产品 Programmable Audio Clock Generator RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56