- 您现在的位置：买卖IC网 > PDF目录8915 > MAX9491ETP095+T (Maxim Integrated Products)IC FACT-PROG PLL CLK GEN 20-TQFN PDF资料下载
参数资料
| 型号： | MAX9491ETP095+T |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 9/11页 |
| 文件大小： | 0K |
| 描述： | IC FACT-PROG PLL CLK GEN 20-TQFN |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 2,500 |
| 类型： | PLL 时钟发生器 |
| PLL： | 是 |
| 输入： | LVCMOS，晶体 |
| 输出： | LVCMOS |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:1 |
| 差分 - 输入:输出： | 无/无 |
| 频率 - 最大： | 200MHz |
| 除法器/乘法器： | 无/无 |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-WQFN 裸露焊盘 |
| 供应商设备封装： | 20-TQFN-EP（5x5） |
| 包装： | 带卷 (TR) |
MAX9491
Factory Programmable Single PLL
Clock Generator
_______________________________________________________________________________________
7
should be less than 10pF, including board parasitic
capacitance. To achieve up to
±200ppm pullability, make
sure the crystal-loading capacitance is less than 14pF.
The VCXO is a free-running oscillator. It starts oscillating
with an internal POR signal and can be disabled by
PD.
When VCXO is not used, connect TUNE to VDD.
Applications Information
Using an Input Clock as the Reference
When an input clock is used as the reference, connect
the input clock to X1, leave X2 unconnected, and connect
TUNE to VDD.
Crystal Selection
When using a crystal with the MAX9491’s internal oscil-
lator, connect the crystal to X1 and X2. Choose an AT-
cut crystal that oscillates on its fundamental mode with
±30ppm and loading capacitance less than 14pF. To
achieve a wide VCXO tuning range, select a crystal
with motional capacitance greater than 7fF and con-
nect 6pF or less shunt capacitors at both X1 and X2 to
ground. When the VCXO is used as an oscillator, select
both shunt capacitors to approximately 13pF. The opti-
mal shunt capacitors for achieving minimum frequency
offset can be determined experimentally.
27.0405
26.99595
-150ppm
3V
VTUNE
0
+150ppm
27.00
VCXO
OUTPUT
FREQUENCY
(MHz)
Figure 1. VCXO Tuning Range for a 27MHz Crystal
VDD
2.2V
CLK_OUT
t
CLK_IN
PD
tPO2
tPO1
Figure 2. PLL Settling Time
相关PDF资料 |
PDF描述 |
|---|---|
| MS27508E12F35B | CONN HSG RCPT 22POS BOX MT SCKT |
| MAX9491ETP080+T | IC FACT-PROG PLL CLK GEN 20-TQFN |
| MS27508E12A35B | CONN HSG RCPT 22POS BOX MT SCKT |
| VI-2VV-MY-F3 | CONVERTER MOD DC/DC 5.8V 50W |
| VI-2VV-MY-F2 | CONVERTER MOD DC/DC 5.8V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX9491EUD | 制造商:Maxim Integrated Products 功能描述:FACTORY-PROGRAMMABLE SINGLE PLL CLO - Rail/Tube |
| MAX9491EUD-T | 制造商:Maxim Integrated Products 功能描述:FACTORY-PROGRAMMABLE SINGLE PLL CLO - Tape and Reel |
| MAX9492ETP | 功能描述:锁相环 - PLL RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray |
| MAX9492ETP+ | 功能描述:锁相环 - PLL Multiple-Output Clock Generator with Spread Spectrum RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray |
| MAX9492ETP+T | 功能描述:锁相环 - PLL RoHS:否 制造商:Silicon Labs 类型:PLL Clock Multiplier 电路数量:1 最大输入频率:710 MHz 最小输入频率:0.002 MHz 输出频率范围:0.002 MHz to 808 MHz 电源电压-最大:3.63 V 电源电压-最小:1.71 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:QFN-36 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。