MAX9586–MAX9589
Single, Dual, Triple, and Quad Standard-Definition
Video Filter Amplifiers with AC-Coupled Input Buffers
2
_______________________________________________________________________________________
ABSOLUTE MAXIMUM RATINGS
ELECTRICAL CHARACTERISTICS
(VDD = 3.3V, VGND = 0V, VRL = no load, TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.) (Note 1)
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
VDD to GND ..............................................................-0.3V to +4V
IN_ to GND ...............................................................-0.3V to +4V
SHDN to GND...........................................................-0.3V to +4V
OUT_ Short Circuit Duration to VDD, GND .................Continuous
Continuous Input Current
IN_, SHDN ....................................................................±20mA
Continuous Power Dissipation (TA = +70°C)
5-Pin Thin SOT23 (derate 9.1mW/°C above +70°C) ....727mW
6-Pin Thin SOT23 (derate 9.1mW/°C above +70°C) ....727mW
8-Pin MAX (derate 4.5mW/°C above +70°C) .............362mW
10-Pin MAX (derate 5.6mW/°C above +70°C) ...........444mW
Operating Temperature Range .........................-40°C to +125°C
Junction Temperature ......................................................+150°C
Storage Temperature Range .............................-65°C to +150°C
Lead Temperature (soldering, 10s) .................................+300°C
Soldering Temperature (reflow) .......................................+260°C
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
Supply Voltage Range
VDD
Guaranteed by PSRR
2.7
3.6
V
Supply Current
IDD
Per channel
4.25
8
mA
Sync-Tip Clamp Level
VCLP
Sync-tip clamp
0.24
0.41
V
VDD = 2.7V, sync-tip clamp
input
1.05
VDD = 2.7V, bias input
1.05
VDD = 3V, sync-tip clamp input
1.2
Input Voltage Range
VIN
Guaranteed by DC
voltage gain
VDD = 3V, bias input
1.2
VP-P
Sync Crush
Sync-tip clamp, percentage reduction in sync pulse
(0.3VP-P), guaranteed by input clamping current
measurement, measured at input
2%
Input Clamping Current
Sync-tip clamp
1
2
A
Maximum Input Source
Resistance
300
Ω
Bias Voltage
VBIAS
Bias circuit
0.40
0.50
0.62
V
Input Resistance
Bias circuit
11
k
Ω
VDD = 2.7V, VIN = VCLP to
(VCLP + 1.05V)
1.95
2.00
2.04
VDD = 3V, VIN = VCLP to
(VCLP + 1.2V)
1.95
2.00
2.04
VDD = 2.7V, VIN = VBIAS
±0.525V
1.95
2.00
2.04
DC Voltage Gain (Note 2)
AV
RL = 150
Ω to GND
VDD = 3V, VIN = VBIAS
±0.600V
1.95
2.00
2.04
V/V
DC Gain Matching
Guaranteed by DC voltage gain
-2
0
+2
%
Sync-tip clamp
0.2
0.3
0.4
Output Level
Measured at VOUT,
IN_ = 0.1F to GND,
RL = 150
Ω to GND
Bias circuit
1.3
V