
MAX9675
110MHz, 16 x 16 Video Crosspoint
Switch with Programmable Gain
16
______________________________________________________________________________________
Switch Matrix
The MAX9675 has 256 individual T-switches making a
16 x 16 switch matrix. The switching matrix is 100%
nonblocking, which means that any input may be rout-
ed to any output. The switch matrix programming is
output referred. Each output may be connected to any
one of the 16 analog inputs. Any one input can be rout-
ed to all 16 outputs with no signal degradation.
Digital Interface
The digital interface consists of the following pins: DIN,
DOUT, SCLK, AOUT, UPDATE, CE, A3–A0, MODE, and
RESET. DIN is the serial-data input; DOUT is the serial-
data output. SCLK is the serial-data clock that clocks
data into the Data Input registers (Figure 2). Data at
DIN is loaded at each falling edge of SCLK. DOUT is
the data shifted out of the 96-bit Complete Matrix Mode
(Mode = 1). DIN passes directly to DOUT when in
Individual Output Address Mode (Mode = 0).
The falling edge of UPDATE latches the data and pro-
grams the matrix. When using Individual Output
Address Mode, the address recognition output AOUT
drives low when control word bits D13 to D10 match
the address programming inputs (A3–A0) and UPDATE
is low. Table 1 is the operation truth table.
Programming the Matrix
The MAX9675 offers two programming modes:
Individual Output Address Mode and Complete Matrix
Mode. These two distinct programming modes are
selected by toggling a single MODE pin high or low.
Both modes operate with the same physical board lay-
out. This flexibility allows initial programming of the IC
by daisy-chaining and sending one long data word
while still being able to address immediately and
update individual outputs in the matrix.
Individual Output Address Mode (MODE = 0)
Drive MODE to logic-low to select mode 0. Individual
outputs are programmed through the serial interface
CE
UPDATE
SCLK
DIN
DOUT
MODE
AOUT
RESET
OPERATION/COMMENTS
1
X
1
No change in logic.
01
↓
Di
Di-96
11
1
Data at DIN is clocked on the negative
edge of the SCLK into the 96-bit
Complete Matrix Mode register. DOUT
supplies original data in 96 SCLK
pulses later.
00
X
1
Data in the serial 96-bit Complete
Matrix Mode register is transferred
into parallel latches that control the
switching matrix.
01
↓
Di
01
1
Data at DIN is routed to the Individual
Output Address Mode shift register.
DIN is also connected directly to
DOUT so that all devices on the serial
bus may be addressed in parallel.
00
X
Di
00
1
The 4-bit chip address A3 to A0 is
compared to D13 to D10. If equal, the
remaining 10 bits in the Individual
Output Address Mode register are
decoded, allowing reprogramming for
a single output. AOUT signals a
successful individual matrix update.
X
XXX
0
Asynchronous reset. All outputs are
disabled. Other logic remains
unchanged.
Table 1. Operation Truth Table