- 您现在的位置：买卖IC网 > PDF目录2012 > MAX9880AETM+ (Maxim Integrated Products)IC CODEC AUDIO STEREO 48TQFN PDF资料下载
参数资料
| 型号： | MAX9880AETM+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 24/70页 |
| 文件大小： | 0K |
| 描述： | IC CODEC AUDIO STEREO 48TQFN |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 1 |
| 类型： | 立体声音频 |
| 数据接口： | I²C，I²S，串行，SPI? |
| ADC / DAC 数量： | 2 / 2 |
| 三角积分调变： | 是 |
| 动态范围，标准 ADC / DAC (db)： | 82 / 96 |
| 电压 - 电源，模拟： | 1.65 V ~ 1.95 V |
| 电压 - 电源，数字： | 1.65 V ~ 1.95 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-WFQFN 裸露焊盘 |
| 供应商设备封装： | 48-TQFN-EP（6x6） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页
MAX9880A
Low-Power, High-Performance
Dual I2S Stereo Audio Codec
30
______________________________________________________________________________________
Hardware Interrupts
Hardware interrupts are reported on the open-drain IRQ
pin. When an interrupt occurs, IRQ remains low until the
interrupt is serviced by reading the status register 0x00.
If a flag is set, it is reported as a hardware interrupt only
if the corresponding interrupt enable is set. Each bit
enables interrupts for the status flag in the respective
bit location in register 0x00.
REGISTER
B7
B6
B5
B4
B3
B2
B1
B0
REGISTER
ADDRESS
(SEE NOTE)
Interrupt Enable
ICLD
ISLD
IULK
0
0*
IJDET
0
0x04
Table 4. Interrupt Enable
*
Reserved.
Grayed boxes = Not used.
Note: Register addresses listed are for I2C. To get the SPI address, add 0x200 with the following exception: Register 0xFF is not
accessible through SPI.
REGISTER
B7
B6
B5
B4
B3
B2
B1
B0
REGISTER
ADDRESS
(SEE NOTE)
SYSTEM CLOCK CONTROL
System Clock
0
PSCLK
FREQ1
0x05
DAI1 CLOCK CONTROL
Stereo Audio Clock Control High
PLL1
NI1[14:8]
0x06
Stereo Audio Clock Control Low
NI1[7:1]
RLK1/NI1[0]
0x07
DAI2 CLOCK CONTROL
Stereo Audio Clock Control High
PLL2
NI2[14:8]
0x0B
Stereo Audio Clock Control Low
NI2[7:1]
RLK2/NI2[0]
0x0C
Table 5. System and Audio Clock Registers
Grayed boxes = Not used.
Note: Register addresses listed are for I2C. To get the SPI address, add 0x200 with the following exception: Register 0xFF is not
accessible through SPI.
Clock Control
The MAX9880A can work with a master clock (MCLK)
supplied from any system clock within the 10MHz to
60MHz range. Internally the MAX9880A requires a
10MHz to 20MHz clock. A prescaler divides MCLK by
1, 2, or 4 to create the internal clock (PCLK). PCLK is
used to clock all portions of the MAX9880A.
The MAX9880A can support any sample rate from 8kHz
to 48kHz for the digital audio path DAI1 (DAC and
ADC) and 8kHz to 96kHz for the DAI2 (high-fidelity
DAC path), including all common sample rates (8kHz,
16kHz, 24kHz, 32kHz, 44.1kHz, 48kHz, 96kHz). To
accommodate a wide range of system architectures,
the MAX9880A supports three main clocking modes:
Normal mode: This mode uses a 15-bit clock
divider coefficient to set the sample rate relative to
the prescaled MCLK input (PCLK). This allows high
flexibility in both the MCLK and LRCLK frequencies
and can be used in either master or slave mode.
Exact integer mode: Common MCLK frequencies
(12MHz, 13MHz, 16MHz, and 19.2MHz) can be pro-
grammed to operate in exact integer mode for both
8kHz and 16kHz sample rates. In these modes, the
MCLK and LRCLK rates are selected by using the
FREQ1 bits instead of the NI high, NI low, and PLL con-
trol bits.
PLL mode: When operating in slave mode, a PLL
can be enabled to lock onto externally generated
LRCLK signals that are not integer related to PCLK.
Prior to enabling the interface, program NI to the
nearest desired ratio and set the NI[0] = 1 to enable
the PLL’s rapid lock mode. If NI[0] = 0, then NI is
ignored and PLL lock time is slower.
相关PDF资料 |
PDF描述 |
|---|---|
| MB86064PB-GE1 | DAC 14BIT 1GSA/S DUAL 12-EFBGA |
| MC100EL1648MELG | IC OSC VCO 1.1GHZ 14SOEIAJ |
| MC100EP195BMNG | IC DELAY LINE 1024TAP 32-QFN |
| MC100EP196BFAG | IC DELAY LINE 1024TAP 32-LQFP |
| MC100EP196FAR2 | IC DELAY LINE 1024TAP 32-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX9880AETM+ | 功能描述:接口—CODEC Stereo Audio CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| MAX9880AETM+T | 功能描述:接口—CODEC Stereo Audio CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| MAX9880AEVKIT# | 功能描述:音频 IC 开发工具 MAX9880A Eval Kit RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V |
| MAX9880AEVKIT+ | 功能描述:音频 IC 开发工具 MAX9880A Eval Kit RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V |
| MAX9880AEWM+T | 功能描述:接口—CODEC Stereo Audio CODEC RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。