- 您现在的位置：买卖IC网 > PDF目录69018 > MB86703PF SPECIALTY MICROPROCESSOR CIRCUIT, PQFP80 PDF资料下载
参数资料
| 型号： | MB86703PF |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP80 |
| 封装： | 14 X 20 MM, 0.80 MM PITCH, PLASTIC, QFP-80 |
| 文件页数： | 10/32页 |
| 文件大小： | 189K |
| 代理商： | MB86703PF |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
MB86703
Plug and Play ISA Controller
18
the register can be read.
Status register - Bit [0] of the status register
indicates that the next byte of resource data is
available to be read. If this bit is one, then data is
available, otherwise resource data is not yet
available. The Plug and Play software will poll this
location until bit [0] is set, then the next data byte
from the Resource Data register is read.
Logical Device Number Register - This register is
used to select the logical device on which the
conguration commands to follow will operate.
I/O Range Check Register - This register allows
the Plug and Play software to determine if another
card conicts with the I/O port range that has been
assigned to a logical device. The I/O range check
works by having all I/O ranges that would be used
by a logical device return 0x55 then 0xAA on I/O
read commands. The Plug and Play software
performs reads to all the ports that would be used
by the logical device and veries that the correct
data is returned. If a conict is detected, then the
Plug and Play software relocates the I/O range of
the logical devices a new location. Setting bit [1] of
this register enables the I/O range check logic.
Setting bit [0] forces the logical device to respond
to I/O reads within its assigned I/O range with the
value 0x55. If bit [0] is cleared, then the logical
device responds to reads within its assigned I/O
range with the value of 0xAA. This function
operates only when bit [0] of the Activate register is
not set.
Activate register - The Activate register is a read/
write register that is used to activate a logical
device. An active logical device responds to all ISA
bus cycles as allowed by its normal operation.
Bit [0] is the activate bit. If it is set to “1” then the
logical device is active, otherwise it is inactive.
EEPROM
The MB86703 interfaces to the serial EEPROM
through a four-wire interface as described in the Sig-
nal Descriptions section of this data sheet. The
EEPROM is an industry standard 93C56 or equiva-
lent, a 2048-bit device which is internally organized
as 128 words by 16 bits (the 256 word device in this
family can also be used).
It should be noted that the data is internally stored in
the EEPROM in a bit-reversed format. That is, the
least signicant bit of the lower byte of data is stored
in the most signicant bit of the EEPROM word, while
the most signicant bit of the upper byte of data is
stored in the least signicant bit of the EEPROM
word, as shown in the example below. This rear-
rangement of data is not important if the EEPROM is
programmed via the MB86703, but must be consid-
ered if the EEPROM is programmed by other means.
EEPROM MEMORY MAP
The memory map of the EEPROM is shown in Table
11. Upon reset, an internal pointer to the EEPROM is
initialized to address the rst word of the EEPROM
and the default conguration values (0x000 - 0x01B)
are read and automatically loaded into the appropri-
ate registers, as detailed in Table 12. In the
Isolation
state, an additional nine bytes (0x1C - 0x24, the Plug
and Play Serial Identier) are read from the EEPROM
and loaded into an internal shift register for use dur-
ing the card identication and isolation process. At
this point, the internal pointer is pointing to the rst
byte of the card’s resource data structure, 0x25.
When the card enters the
Conguration state in
response to the card winning the serial isolation
protocol and having a CSN assigned, the resource
data will be read and used as an input to the resource
allocation process performed by the system software.
If the card enters the
Conguration state directly in
response to the Wake[CSN] command, the nine byte
serial identier must be read rst before the card’s
resource data is accessed because the pointer to the
serial EEPROM is reset to 0x1C in response to the
Wake[CSN] command where the CSN matches the
card’s CSN and does not equal zero.
DATA UPPER BYTE
DATA LOWER BYTE
1011001101011010
DATA IN EEPROM
0101101011001101
相关PDF资料 |
PDF描述 |
|---|---|
| MB86831-66PFV-G | 32-BIT, 66 MHz, RISC PROCESSOR, PQFP176 |
| MB86832-80PFV-G | 32-BIT, 80 MHz, RISC PROCESSOR, PQFP176 |
| MB86832-66PFV-G | 32-BIT, 66 MHz, RISC PROCESSOR, PQFP176 |
| MB86860 | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA352 |
| MB86931-20ZF-G | 32-BIT, 20 MHz, RISC MICROCONTROLLER, CQFP256 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MB86831 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
| MB86831-80PFV | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
| MB86831PFV | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
| MB86832 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
| MB86832-100PFV | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
发布紧急采购，3分钟左右您将得到回复。