- 您现在的位置：买卖IC网 > PDF目录45182 > MB89P485LP-SH-101 8-BIT, OTPROM, 12.5 MHz, MICROCONTROLLER, PDIP64 PDF资料下载
参数资料
| 型号： | MB89P485LP-SH-101 |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, OTPROM, 12.5 MHz, MICROCONTROLLER, PDIP64 |
| 封装： | SHRINK, PLASTIC, DIP-64 |
| 文件页数： | 15/51页 |
| 文件大小： | 1061K |
| 代理商： | MB89P485LP-SH-101 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页
22
MB89480/480L Series
The RP indicates the address of the register bank currently in use. The relationship between the pointer contents
and the actual address is based on the conversion rule illustrated below.
The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and
bits for control of CPU operations at the time of an interrupt.
H-flag:
Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared
otherwise. This flag is for decimal adjustment instructions.
I-flag:
Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0
when reset.
IL1, 0:
Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is
higher than the value indicated by this bit.
N-flag:
Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.
Z-flag:
Set when an arithmetic operation results in 0. Cleared otherwise.
V-flag:
Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does
not occur.
C-flag:
Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise.
Set to the shift-out value in the case of a shift instruction.
IL1
IL0
Interrupt level
High-low
00
1
High
Low = no interrupt
01
10
2
11
3
Rule for Conversion of Actual Addresses of the General-purpose Register Area
“0”
↓
A15
“0”
↓
A14
“0”
↓
A13
“0”
↓
A12
“0”
↓
A11
“0”
↓
A10
“0”
↓
A9
“1”
↓
A8
R4
↓
A7
R3
↓
A6
R2
↓
A5
R1
↓
A4
R0
↓
A3
b2
↓
A2
b1
↓
A1
b0
↓
A0
Lower OP codes
RP
Generated addresses
相关PDF资料 |
PDF描述 |
|---|---|
| MB89PV480CF-102 | 8-BIT, 12.5 MHz, MICROCONTROLLER, CQFP64 |
| MB89537CPV4 | 8-BIT, MROM, 12.5 MHz, MICROCONTROLLER, PQCC64 |
| MB89538PV4 | 8-BIT, MROM, 12.5 MHz, MICROCONTROLLER, PQCC64 |
| MB89537P | 8-BIT, MROM, 12.5 MHz, MICROCONTROLLER, PDIP64 |
| MB89F538L-101P | 8-BIT, FLASH, 12.5 MHz, MICROCONTROLLER, PDIP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MB89P538 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:8-bit Original Microcontroller CMOS, F-2MC-8L MB89530A Series |
| MB89P538-101 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:8-bit Original Microcontroller CMOS |
| MB89P538-101P | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:8-bit Original Microcontroller |
| MB89P538-101PF | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:8-bit Original Microcontroller CMOS |
| MB89P538-101PFM | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:8-bit Original Microcontroller CMOS, F-2MC-8L MB89530A Series |
发布紧急采购，3分钟左右您将得到回复。