- 您现在的位置：买卖IC网 > PDF目录69023 > MB95166DPMC (FUJITSU LTD) 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | MB95166DPMC |
| 厂商： | FUJITSU LTD |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PQFP64 |
| 封装： | 12 X 12 MM, 1.70 MM HEIGHT, 0.65 MM PITCH, PLASTIC, LFQFP-64 |
| 文件页数： | 52/68页 |
| 文件大小： | 1868K |
| 代理商： | MB95166DPMC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页当前第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
MB95160 Series
56
DS07-12618-2E
(Continued)
(VCC
= 3.3 V ± 10%, AVSS = VSS = 0.0 V, TA = 40 °C to + 85 °C)
*1 : R, C : Pull-up resistor and load capacitor of the SCL and SDA lines.
*2 :
Refer to “ (2) Source Clock/Machine Clock” for tMCLK.
m is CS4 bit and CS3 bit (bit 4 and bit 3) of I2C clock control register (ICCR) .
n is CS2 bit to CS0 bit (bit 2 to bit 0) of I2C clock control register (ICCR) .
Actual timing of I2C is determined by m and n values set by the machine clock (tMCLK) and CS4 to CS0 of
ICCR0 register.
Standard-mode :
m and n can be set at the range : 0.9 MHz < tMCLK (machine clock) < 10 MHz.
Setting of m and n determines the machine clock that can be used below.
(m, n)
= (1, 8)
: 0.9 MHz < tMCLK
≤ 1 MHz
(m, n)
= (1, 22) , (5, 4) , (6, 4) , (7, 4) , (8, 4) : 0.9 MHz < tMCLK ≤ 2 MHz
(m, n)
= (1, 38) , (5, 8) , (6, 8) , (7, 8) , (8, 8) : 0.9 MHz < tMCLK ≤ 4 MHz
(m, n)
= (1, 98)
: 0.9 MHz < tMCLK
≤ 10 MHz
Fast-mode :
m and n can be set at the range : 3.3 MHz < tMCLK (machine clock) < 10 MHz.
Setting of m and n determines the machine clock that can be used below.
(m, n)
= (1, 8)
: 3.3 MHz < tMCLK
≤ 4 MHz
(m, n)
= (1, 22) , (5, 4)
: 3.3 MHz < tMCLK
≤ 8 MHz
(m, n)
= (6, 4)
: 3.3 MHz < tMCLK
≤ 10 MHz
Parameter
Sym-
bol
Pin
name
Condi-
tions
Value*2
Unit
Remarks
Min
Max
Stop condition
detection
tSU;STO
SCL0
SDA0
R
= 1.7 kΩ,
C
= 50 pF*1
2 tMCLK
20
ns
Undetected when 1
tMCLK is used at
reception
Restart condition
detection condition
tSU;STA
SCL0
SDA0
2 tMCLK
20
ns
Undetected when 1
tMCLK is used at
reception
Bus free time
tBUF
SCL0
SDA0
2 tMCLK
20
ns
At reception
Data hold time
tHD;DAT
SCL0
SDA0
2 tMCLK
20
ns
At slave transmission
mode
Data setup time
tSU;DAT
SCL0
SDA0
tLOW
3 tMCLK 20
ns
At slave transmission
mode
Data hold time
tHD;DAT
SCL0
SDA0
0
ns
At reception
Data setup time
tSU;DAT
SCL0
SDA0
tMCLK
20
ns
At reception
SDA
↓ → SCL ↑
(at wakeup function)
tWAKEUP
SCL0
SDA0
Oscillation
stabilization
wait time
+
2 tMCLK
20
ns
相关PDF资料 |
PDF描述 |
|---|---|
| MB95F222HPH-G-SNE2 | 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PDIP16 |
| MB95F223KPF-G-SNE1 | 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PDSO16 |
| MB95F223HPH-G-SNE2 | 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PDIP16 |
| MB95F222KPF-G-SNE1 | 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PDSO16 |
| MB95F223KPH-G-SNE2 | 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PDIP16 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MB95166DPMC1 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:8-bit Microcontroller |
| MB95200 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:Low-Pin-Count Microcontrollers |
| MB95210 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:Low-Pin-Count Microcontrollers |
| MB95220 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:Low-Pin-Count Microcontrollers |
| MB95260 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:Low-Pin-Count Microcontrollers |
发布紧急采购，3分钟左右您将得到回复。