参数资料
型号: MB95F118JWPMC-GE1
厂商: Fujitsu Semiconductor America Inc
文件页数: 15/76页
文件大小: 0K
描述: IC MCU 60K FLASH 2KB RAM 52LQFP
标准包装: 1
系列: F²MC MB95110M
核心处理器: F²MC-8FX
芯体尺寸: 8-位
速度: 16MHz
连通性: I²C,LIN,SIO,UART/USART
外围设备: LVD,POR,PWM,WDT
输入/输出数: 39
程序存储器容量: 60KB(60K x 8)
程序存储器类型: 闪存
RAM 容量: 2K x 8
电压 - 电源 (Vcc/Vdd): 2.4 V ~ 5.5 V
数据转换器: A/D 8x8/10b
振荡器型: 外部
工作温度: -40°C ~ 85°C
封装/外壳: 52-LQFP
包装: 托盘
产品目录页面: 722 (CN2011-ZH PDF)
其它名称: 865-1071
MB95110M Series
22
The RP indicates the address of the register bank currently being used. The relationship between the content
of RP and the real address conforms to the conversion rule illustrated below:
The DP specifies the area for mapping instructions (16 different instructions such as MOV A, dir) using direct
addresses to 0080H to 00FFH.
The CCR consists of the bits indicating arithmetic operation results or transfer data contents and the bits that
control CPU operations at interrupt.
Direct bank pointer (DP2 to DP0)
Specified address area
Mapping area
XXXB (no effect to mapping)
0000H to 007FH
0000H to 007FH (without mapping)
000B (initial value)
0080H to 00FFH
0080H to 00FFH (without mapping)
001B
0100H to 017FH
010B
0180H to 01FFH
011B
0200H to 027FH
100B
0280H to 02FFH
101B
0300H to 037FH
110B
0380H to 03FFH
111B
0400H to 047FH
H flag
: Set to “1” when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation.
Cleared to “0” otherwise. This flag is for decimal adjustment instructions.
I flag
: Interrupt is enabled when this flag is set to “1”. Interrupt is disabled when this flag is set to “0”.
The flag is set to “0” when reset.
IL1, IL0 : Indicates the level of the interrupt currently enabled. Processes an interrupt only if its request level
is higher than the value indicated by these bits.
IL1
IL0
Interrupt level
Priority
00
0
High
Low ( no interruption)
01
1
10
2
11
3
N flag
: Set to “1” if the MSB is set to “1” as the result of an arithmetic operation. Cleared to “0” when the
bit is set to “0”.
Z flag
: Set to “1” when an arithmetic operation results in “0”. Cleared to “0” otherwise.
V flag
: Set to “1” if the complement on 2 overflows as a result of an arithmetic operation. Cleared to “0”
otherwise.
C flag
: Set to “1” when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared
to “0” otherwise. Set to the shift-out value in the case of a shift instruction.
"0"
"1"
R4
R3
R2
R1
R0
b2
b1
b0
A7
A6
A5
A4
A3
A2
A1
A0
A15 A14 A13 A12 A11 A10
A9
A8
Rule for Conversion of Actual Addresses in the General-purpose Register Area
Generated address
RP upper
OP code lower
相关PDF资料
PDF描述
MB95F128DPMC-GE1 IC MCU FLASH 60K ROM 100LQFP
MB95F128JBPF-GE1 IC MCU 60KB FLASH 100QFP
MB95F136JBWPF-GE1 IC MCU 32KB FLASH 28SOP
MB95F156JJPMC1-GE1 IC MCU FLASH 32K ROM 52LQFP
MB95F168JAPMC-GE1 IC MCU FLASH 60K ROM 64LQFP
相关代理商/技术参数
参数描述
MB95F118MS 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontrollers
MB95F118MS/F118NS 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontrollers
MB95F118MSPMC 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers
MB95F118MW 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontrollers
MB95F118MW/F118NW 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontrollers