- 您现在的位置：买卖IC网 > PDF目录80461 > MB95F134NBWPFV 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PDSO30 PDF资料下载
参数资料
| 型号： | MB95F134NBWPFV |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, FLASH, 16.25 MHz, MICROCONTROLLER, PDSO30 |
| 封装： | 5.60 X 9.70 MM, 1.45 MM HEIGHT, 0.65 MM PITCH, PLASTIC, SSOP-30 |
| 文件页数： | 32/68页 |
| 文件大小： | 1783K |
| 代理商： | MB95F134NBWPFV |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
MB95130MB Series
38
DS07-12621-3E
(2) Source Clock / Machine Clock
(VCC
= 5.0 V ± 10%, AVSS = VSS = 0.0 V, TA = 40 °C to + 105 °C)
*1 : Clock before setting division due to machine clock division ratio selection bit (SYCC : DIV1 and DIV0) . This
source clock is divided by the machine clock division ratio selection bit (SYCC : DIV1 and DIV0) , and it
becomes the machine clock. Further, the source clock can be selected as follows.
Main clock divided by 2
PLL multiplication of main clock (select from 1, 2, 2.5, 4 multiplication)
Sub clock divided by 2
PLL multiplication of sub clock (select from 2, 3, 4 multiplication)
*2 : Operation clock of the microcontroller. Machine clock can be selected as follows.
Source clock (no division)
Source clock divided by 4
Source clock divided by 8
Source clock divided by 16
Parameter
Symbol
Pin
name
Value
Unit
Remarks
Min
Typ
Max
Source clock
cycle time*1
(Clock before
setting division)
tSCLK
61.5
2000
ns
When using main clock
Min : FCH
= 8.125 MHz, PLL multiplied by 2
Max : FCH
= 1 MHz, divided by 2
7.6
61.0
μs
When using sub clock
Min : FCL
= 32 kHz, PLL multiplied by 4
Max : FCL
= 32 kHz, divided by 2
Source clock
frequency
FSP
0.50
16.25
MHz When using main clock
FSPL
16.384
131.072
kHz When using sub clock
Machine clock
cycle time*2
(Minimum
instruction
execution time)
tMCLK
61.5
32000
ns
When using main clock
Min : FSP
= 16.25 MHz, no division
Max : FSP
= 0.5 MHz, divided by 16
7.6
976.5
μs
When using sub clock
Min : FSPL
= 131 kHz, no division
Max : FSPL
= 16 kHz, divided by 16
Machine clock
frequency
FMP
0.031
16.250
MHz When using main clock
FMPL
1.024
131.072
kHz When using sub clock
相关PDF资料 |
PDF描述 |
|---|---|
| MC9S12GC128PMPB25 | 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP52 |
| M30201F6T-FP | 16-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP56 |
| M48T37Y-70MH6F | 0 TIMER(S), REAL TIME CLOCK, PDSO44 |
| MC68HC08GP16ACFB | 8-BIT, MROM, 8.2 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC711D3CFN2 | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PQCC44 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MB95F134NS | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontrollers |
| MB95F134NW | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:8-bit Proprietary Microcontrollers |
| MB95F136HWPF-GE1 | 制造商:FUJITSU 功能描述: |
| MB95F136JBS | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers |
| MB95F136JBSPF | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:8-bit Microcontrollers |
发布紧急采购，3分钟左右您将得到回复。