- 您现在的位置：买卖IC网 > PDF目录1947 > MB95F564KPF-G-JNE2 (Fujitsu Semiconductor America Inc)IC MCU 8BIT 20KB FLASH 20TSSOP PDF资料下载
参数资料
| 型号： | MB95F564KPF-G-JNE2 |
| 厂商： | Fujitsu Semiconductor America Inc |
| 文件页数： | 72/84页 |
| 文件大小： | 0K |
| 描述： | IC MCU 8BIT 20KB FLASH 20TSSOP |
| 标准包装： | 1,225 |
| 系列： | 8FX MB95560H |
| 核心处理器： | F²MC-8FX |
| 芯体尺寸： | 8-位 |
| 速度： | 16MHz |
| 连通性： | LIN，UART/USART |
| 外围设备： | LVD. POR，PWM，WDT |
| 输入/输出数： | 17 |
| 程序存储器容量： | 20KB（20K x 8） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 496 x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 2.4 V ~ 5.5 V |
| 数据转换器： | A/D 6x8/10b |
| 振荡器型： | 外部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 20-SOIC（0.295"，7.50mm 宽） |
| 包装： | 托盘 |
| 其它名称： | 865-1239 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页当前第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页
dsPIC30F4011/4012
DS70135G-page 74
2010 Microchip Technology Inc.
10.1
Timer Gate Operation
The 32-bit timer can be placed in the Gated Time Accu-
mulation mode. This mode allows the internal TCY to
increment the respective timer when the gate input sig-
nal (T2CK pin) is asserted high. Control bit, TGATE
(T2CON<6>), must be set to enable this mode. When
in this mode, Timer2 is the originating clock source.
The TGATE setting is ignored for Timer3. The timer
must be enabled (TON = 1) and the timer clock source
set to internal (TCS = 0).
The falling edge of the external signal terminates the
count operation but does not reset the timer. The user
must reset the timer in order to start counting from zero.
10.2
ADC Event Trigger
When a match occurs between the 32-bit timer (TMR3/
TMR2) and the 32-bit combined Period register (PR3/
PR2), a special ADC trigger event signal is generated
by Timer3.
10.3
Timer Prescaler
The input clock (FOSC/4 or external clock) to the timer
has a prescale option of 1:1, 1:8, 1:64 and 1:256,
selected by control bits, TCKPS<1:0> (T2CON<5:4>
and T3CON<5:4>). For the 32-bit timer operation, the
originating clock source is Timer2. The prescaler oper-
ation for Timer3 is not applicable in this mode. The
prescaler counter is cleared when any of the following
occurs:
A write to the TMR2/TMR3 register
Clearing either of the TON bits (T2CON<15> or
T3CON<15>) to ‘0’
A device Reset, such as a POR and BOR
However, if the timer is disabled (TON = 0), then the
Timer 2 prescaler cannot be reset, since the prescaler
clock is halted.
The TMR2/TMR3 register is not cleared when the
T2CON/T3CON register is written.
10.4
Timer Operation During Sleep
Mode
During CPU Sleep mode, the timer will not operate
because the internal clocks are disabled.
10.5
Timer Interrupt
The 32-bit timer module can generate an interrupt on
period match, or on the falling edge of the external gate
signal. When the 32-bit timer count matches the
respective 32-bit Period register, or the falling edge of
the external “gate” signal is detected, the T3IF bit
(IFS0<7>) is asserted and an interrupt will be gener-
ated, if enabled. In this mode, the T3IF interrupt flag is
used as the source of the interrupt. The T3IF bit must
be cleared in software.
Enabling
an
interrupt
is
accomplished
via
the
respective Timer Interrupt Enable bit, T3IE (IEC0<7>).
相关PDF资料 |
PDF描述 |
|---|---|
| MB96F326RSBPMC-GSE2 | IC MCU FLASHK/ROM MEMORY 80LQFP |
| MB96F338RSAPMC-GSE2 | IC MCU FLASH 32KB RAM 144LQFP |
| MB96F348RSBPMC-GSE2 | IC MCU 544KB FLASH/ROM 100LQFP |
| MB96F356RSBPMC-GSE2 | IC MCU 288KB FLASH/ROM 64LQFP |
| MB96F386RSBPMC-GSE2 | IC MCU 288KB FLASH/ROM 120LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MB95F636HP-ES-SH-SNE2 | 制造商:FUJITSU 功能描述:8-bit MCU |
| MB95F636HPMC-ES-SNE2 | 制造商:FUJITSU 功能描述:8-bit FX series microcontroller |
| MB95F636HWQN-ES-SNE1 | 制造商:FUJITSU 功能描述:8-bit MCU |
| MB95F636KP-ES-SH-SNE2 | 制造商:FUJITSU 功能描述:8-bit FX series microcontroller |
| MB95F636KPMC-ES-SNE2 | 制造商:FUJITSU 功能描述:8-bit FX series microcontroller |
发布紧急采购，3分钟左右您将得到回复。