- 您现在的位置：买卖IC网 > PDF目录80399 > MB9AF112MPMC (FUJITSU LTD) 32-BIT, FLASH, RISC MICROCONTROLLER, PQFP80 PDF资料下载
参数资料
| 型号： | MB9AF112MPMC |
| 厂商： | FUJITSU LTD |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, RISC MICROCONTROLLER, PQFP80 |
| 封装： | 12 X 12 MM, 1.70 MM HEIGHT, 0.50 MM PITCH, PLASTIC, LQFP-80 |
| 文件页数： | 54/108页 |
| 文件大小： | 1221K |
| 代理商： | MB9AF112MPMC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页当前第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页
MB9A110 Series
Watch Counter
The Watch counter is used for wake up from power saving mode.
· Interval timer: up to 64s(Max.)@ Sub Clock : 32.768kHz
External Interrupt Controller Unit
· Up to 16 external vectors
· Include one non-maskable interrupt(NMI)
Watch dog Timer (2channels)
A watchdog timer can generate interrupts or a reset when a time-out value is reached.
This series consists of two different watchdogs, a "Hardware" watchdog and a "Software" watchdog.
"Hardware" watchdog timer is clocked by low speed CR oscillator. Therefore,”Hardware" watchdog is
active in any power saving mode except STOP.
CRC (Cyclic Redundancy Check) Accelerator
The CRC accelerator helps a verify data transmission or storage integrity.
CCITT CRC16 and IEEE-802.3 CRC32 are supported.
· CCITT CRC16 Generator Polynomial: 0x1021
· IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7
Clock and Reset
[Clocks]
Five clock sources (2 ext. osc, 2 CR osc, and PLL) that are dynamically selectable.
· Main Clock
: 4 to 48MHz
· Sub Clock
: 32.768kHz
· High-speed CR Clock : 4MHz
· Low-speed CR Clock : 100kHz
· PLL Clock
[Resets]
Reset requests from INITX pins, Power on reset, Software reset, watchdog timers reset, low voltage
detector reset and clock supervisor reset.
Clock Super Visor (CSV)
Clocks generated by CR oscillators are used to supervise abnormality of the external clocks.
· External OSC clock failure (clock stop) is detected, reset is asserted.
· External OSC frequency anomaly is detected, interrupt or reset is asserted.
Low Voltage Detector (LVD)
This Series include 2-stage monitoring of voltage on the VCC. When the voltage falls below the voltage has
been set, Low Voltage Detector generates an interrupt or reset.
· LVD1: error reporting via interrupt
· LVD2: auto-reset operation
5
FUJITSU SEMICONDUCTOR CONFIDENTIAL
r1.0
DS706-00011-0v01-E
相关PDF资料 |
PDF描述 |
|---|---|
| MCF51AG128VQH | RISC MICROCONTROLLER, PQFP64 |
| MCF51AG128VQH | MICROCONTROLLER, PQFP80 |
| MCF51AG96VLK | RISC MICROCONTROLLER, PQFP80 |
| MPC5604PFF0MLQ4 | 32-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP144 |
| MPC8280ZQFX | 32-BIT, 133 MHz, RISC PROCESSOR, PBGA516 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MB9AF112MPMC-GE1 | 制造商:FUJITSU 功能描述:32-bit CortexTM-M3 MCU with 128K Flash |
| MB9AF114LAPMC1-G-JNE2 | 制造商:Fujitsu 功能描述:Bulk |
| MB9AF114LPMC1-GE1 | 制造商:FUJITSU 功能描述: |
| MB9AF114LPMC1-G-JNE1 | 制造商:FUJITSU 功能描述: 制造商:FUJITSU 功能描述:MCU 32BIT CORTEX-M3 FM3 64LQFP |
| MB9AF114MAPMC-G-JNE2 | 制造商:Fujitsu 功能描述:Bulk |
发布紧急采购，3分钟左右您将得到回复。