- 您现在的位置：买卖IC网 > PDF目录181329 > MBM29LV651UE-90TN (SPANSION LLC) 4M X 16 FLASH 3V PROM, 90 ns, PDSO48 PDF资料下载
参数资料
| 型号： | MBM29LV651UE-90TN |
| 厂商： | SPANSION LLC |
| 元件分类： | PROM |
| 英文描述： | 4M X 16 FLASH 3V PROM, 90 ns, PDSO48 |
| 封装： | PLASTIC, TSOP1-48 |
| 文件页数： | 19/57页 |
| 文件大小： | 640K |
| 代理商： | MBM29LV651UE-90TN |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页
MBM29LV650UE90/651UE90
25
DQ7
Data Polling
The MBM29LV650UE/651UE devices feature Data Polling as a method to indicate to the host that the Embedded
Algorithms are in progress or completed. During the Embedded Program Algorithm an attempt to read the
devices produce reverse data last written to DQ7. Upon completion of the Embedded Program Algorithm, an
attempt to read the device will produce the true data last written to DQ7. During the Embedded Erase Algorithm,
an attempt to read the device will produce a “0” at the DQ7 output. Upon completion of the Embedded Erase
Algorithm an attempt to read the device will produce a “1” at the DQ7 output. The flowchart for Data Polling (DQ7)
is shown in “(3) Data Polling Algorithm” in s FLOW CHART.
For programming, the Data Polling is valid after the rising edge of fourth write pulse in the four write pulse
sequence.
For chip erase and sector erase, the Data Polling is valid after the rising edge of the sixth write pulse in the six
write pulse sequence. Data Polling must be performed at sector address within any of the sectors being erased
and not a protected sector. Otherwise, the status may not be valid.
Once the Embedded Algorithm operation is close to being completed, the MBM29LV650UE/651UE data pins
(DQ7) may change asynchronously while the output enable (OE) is asserted low. This means that the devices
are driving status information on DQ7 at one instant of time and then that byte’s valid data at the next instant of
time. Depending on when the system samples the DQ7 output, it may read the status or valid data. Even if the
device has completed the Embedded Algorithm operation and DQ7 has a valid data, the data outputs on DQ0 to
DQ6 may be still invalid. The valid data on DQ0 to DQ7 will be read on the successive read attempts.
The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm
or sector erase time-out. (See “Hardware Sequence Flags”.)
See “(6) Data Polling during Embedded Algorithm Operation Timing Diagram” in s TIMING DIAGRAM for the
Data Polling timing specifications and diagram.
DQ6
Toggle Bit I
The MBM29LV650UE/651UE also feature the “Toggle Bit I” as a method to indicate to the host system that the
Embedded Algorithms are in progress or completed.
During an Embedded Program or Erase Algorithm cycle, successive attempts to read (CE or OE toggling) data
from the devices will result in DQ6 toggling between 1 and 0. Once the Embedded Program or Erase Algorithm
cycle is completed, DQ6 will stop toggling and valid data will be read on the next successive attempts. During
programming, the Toggle Bit I is valid after the rising edge of the fourth write pulse in the four write pulse sequence.
For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth write pulse in the six
write pulse sequence. The Toggle Bit I is active during the sector time out.
In programming, if the sector being written to is protected, the toggle bit will toggle for about 1
s and then stop
toggling without the data having changed. In erase, the devices will erase all the selected sectors except for the
ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 400
s
and then drop back into read mode, having changed none of the data.
Either CE or OE toggling will cause the DQ6 to toggle. In addition, an Erase Suspend/Resume command will
cause the DQ6 to toggle.
See “(7) Toggle Bit I during Embedded Algorithm Operation Timing Diagram” in s TIMING DIAGRAM for the
Toggle Bit I timing specifications and diagram.
相关PDF资料 |
PDF描述 |
|---|---|
| MBM29LV800TA-12PFTR-X | 1M X 8 FLASH 3V PROM, 120 ns, PDSO48 |
| MBM29PL32BM10TN-E1 | 2M X 16 FLASH 3V PROM, 100 ns, PDSO48 |
| MBM29PL32TM90TN-E1 | 2M X 16 FLASH 3V PROM, 90 ns, PDSO48 |
| MBN400GR12A | 400 A, 1200 V, N-CHANNEL IGBT |
| MBNC7-J-P-GN-ST-TH1 | BOARD TERMINATED, FEMALE, BNC CONNECTOR, SOLDER, JACK |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MBM29LV651UE90TR | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:64M (4M x 16) BIT |
| MBM29LV652UE | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:64M (4M X 16) BIT |
| MBM29LV652UE-12 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:64M (4M X 16) BIT |
| MBM29LV652UE-90 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:64M (4M X 16) BIT |
| MBM29LV652UE90PBT | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:64M (4M X 16) BIT |
发布紧急采购，3分钟左右您将得到回复。