参数资料
| 型号： | MC100E136FNG |
| 厂商： | ON Semiconductor |
| 文件页数： | 11/12页 |
| 文件大小： | 0K |
| 描述： | IC COUNTER U/D 6BIT UNIV 28-PLCC |
| 产品变化通告： | Dimensional change 21/Oct/2008 |
| 标准包装： | 37 |
| 系列： | 100E |
| 逻辑类型： | 二进制计数器 |
| 方向： | 上，下 |
| 元件数： | 1 |
| 每个元件的位元数： | 6 |
| 复位： | 异步 |
| 计时： | 同步 |
| 计数速率： | 650MHz |
| 触发器类型： | 正边沿 |
| 电源电压： | 4.2 V ~ 5.7 V |
| 工作温度： | 0°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-LCC（J 形引线） |
| 供应商设备封装： | 28-PLCC（11.51x11.51） |
| 包装： | 管件 |
MC10E136, MC100E136
http://onsemi.com
8
Figure 4. Look-Ahead-Carry Input Structure
ACTIVE
LOW
CLK
CIN
CLIN
Q
D
Note from the waveforms that the look-ahead-carry
output (CLOUT) pulses low one clock pulse before the
counter reaches terminal count. Also note that both CLOUT
and the carry out pin (COUT) of the device pulse low for
only one clock period. The input structure for
look-ahead-carry in (CLIN) and carry in (CIN) is pictured
in Figure 2.
The CLIN input is registered and then ORed with the CIN
input. From the truth table one can see that both the CIN and
the CLIN inputs must be in a LOW state for the E136 to be
enabled to count (either count up or count down). The CLIN
inputs are driven by the CLOUT output of the lowest order
E136 and therefore are only asserted for a single clock
period. Since the CLIN input is registered it must be asserted
one clock period prior to the CIN input.
If the counter previous to a given counter is at terminal
count its COUT output and thus the CIN input of the given
counter will be in the “LOW” state. This signals the given
counter that it will need to count one upon the next terminal
count of the least significant counter (LSC). The CLOUT
output of the LSC will pulse low one clock period before it
reaches terminal count. This CLOUT signal will be clocked
into the CLIN input of the higher order counters on the
following positive clock transition. Since both CIN and
CLIN are in the LOW state the next clock pulse will cause
the least significant counter to roll over and all higher order
counters, if signaled by their CIN inputs, to count by one.
Figure 5. 6-bit Programmable Divider
“LO”
S2
S1
Q0 > Q5
D0 > D5
COUT
CLK
CLOCK
During the clock pulse in which the higher order counter
is counting by one the CLIN is clocking in the high signal
presented by the CLOUT of the LSC. The CIN’s in the
higher order counter will ripple propagate through the chain
to update the count status for the next occurrence of terminal
count on the LSC. This ripple propagation will not affect the
count frequency as it has 261 or 63 clock pulses to ripple
through without affecting the count operation of the chain.
The only limiting factor which could reduce the count
frequency of the chain as compared to a free running single
device will be the setup time of the CLIN input. This limit
will consist of the CLK to CLOUT delay of the E136 plus
the CLIN setup time plus any path length differences
between the CLOUT output and the clock.
Programmable Divider
Using external feedback of the COUT pin, the E136 can
be configured as a programmable divider. Figure 3
illustrates the configuration for a 6-bit count down
programmable divider. If for some reason a count up divider
is preferred the COUT signal is simply fed back to S2 rather
than S1. Examination of the truth table for the E136 shows
that when both S1 and S2 are LOW the counter will parallel
load on the next positive transition of the clock. If the S2
input is low and the S1 input is high the counter will be in the
count down mode and will count towards an all zero state
upon successive clock pulses. Knowing this and the
operation of the COUT output it becomes a trivial matter to
build programmable dividers.
For a programmable divider one wants to load a
predesignated number into the counter and count to terminal
count. Upon terminal count the counter should
automatically reload the divide number. With the
architecture shown in Figure 3 when the counter reaches
terminal count the COUT output and thus the S1 input will
go LOW, this combined with the low on S2 will cause the
counter to load the inputs present on D0-D5. Upon loading
the divide value into the counter COUT will go HIGH as the
counter is no longer at terminal count thereby placing the
counter back into the count mode.
Table 10. Preset Inputs Versus Divide Ratio
Divide
Preset Data Inputs
Ratio
D5
D4
D3
D2
D1
D0
2
3
4
5
36
37
38
62
63
64
L
H
H
L
L
H
L
L
H
L
H
L
H
H
L
H
L
H
L
L
H
L
H
L
H
L
H
H
L
H
相关PDF资料 |
PDF描述 |
|---|---|
| GTLP16616MTDX | IC TRANSCVR 17BIT N-INV 56TSSOP |
| OSTHW105051 | TERMINAL BLOCK PLUG 5.08MM 10POS |
| OSTVL207251 | CONN TERM BLK HEADER 20POS 5MM |
| OSTVL207250 | CONN TERM BLK HEADER 20POS 5MM |
| OSTVL205250 | CONN TERM BLK HDR 20POS 5.08MM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC100E136FNR2 | 功能描述:计数器移位寄存器 5V ECL 6-Bit Up/Down RoHS:否 制造商:Texas Instruments 计数器类型: 计数顺序:Serial to Serial/Parallel 电路数量:1 封装 / 箱体:SOIC-20 Wide 逻辑系列: 逻辑类型: 输入线路数量:1 输出类型:Open Drain 传播延迟时间:650 ns 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装:Reel |
| MC100E136FNR2G | 功能描述:计数器移位寄存器 5V ECL 6-Bit Up/Down Counter RoHS:否 制造商:Texas Instruments 计数器类型: 计数顺序:Serial to Serial/Parallel 电路数量:1 封装 / 箱体:SOIC-20 Wide 逻辑系列: 逻辑类型: 输入线路数量:1 输出类型:Open Drain 传播延迟时间:650 ns 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装:Reel |
| MC100E137 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:8-BIT RIPPLE COUNTER |
| MC100E137FN | 功能描述:计数器移位寄存器 5V ECL 8-Bit Up/Down RoHS:否 制造商:Texas Instruments 计数器类型: 计数顺序:Serial to Serial/Parallel 电路数量:1 封装 / 箱体:SOIC-20 Wide 逻辑系列: 逻辑类型: 输入线路数量:1 输出类型:Open Drain 传播延迟时间:650 ns 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装:Reel |
| MC100E137FNG | 功能描述:计数器移位寄存器 5V ECL 8-Bit Up/Down Counter RoHS:否 制造商:Texas Instruments 计数器类型: 计数顺序:Serial to Serial/Parallel 电路数量:1 封装 / 箱体:SOIC-20 Wide 逻辑系列: 逻辑类型: 输入线路数量:1 输出类型:Open Drain 传播延迟时间:650 ns 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。