参数资料
| 型号： | MC100EP140DG |
| 厂商： | ON Semiconductor |
| 文件页数： | 1/6页 |
| 文件大小： | 0K |
| 描述： | IC DETECT PHASE-FREQ ECL 8-SOIC |
| 标准包装： | 98 |
| 系列： | 100EP |
| 类型： | 相频探测器 |
| PLL： | 无 |
| 输入： | CML，NECL，PECL |
| 输出： | ECL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:2 |
| 差分 - 输入:输出： | 无/是 |
| 频率 - 最大： | 2GHz |
| 除法器/乘法器： | 无/无 |
| 电源电压： | ±3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOICN |
| 包装： | 管件 |
| 其它名称： | MC100EP140DGOS |
Semiconductor Components Industries, LLC, 2006
November, 2006 Rev. 9
1
Publication Order Number:
MC100EP140/D
MC100EP140
3.3VECL PhaseFrequency
Detector
Description
The MC100EP140 is a three state phase frequencydetector
intended for phaselocked loop applications which require a minimum
amount of phase and frequency difference at lock. Since the part is
designed with fully differential internal gates, the noise is reduced
throughout the circuit, especially at high speeds. The basic operation
of a Phase/Frequency Detector (PFD) is to “compare” an incoming
signal (feedback) to a set reference signal. When the Reference (R)
and Feedback (FB) inputs are unequal in frequency and/or phase, the
differential UP (U) and DOWN (D) outputs will provide pulse streams
which, when subtracted and integrated, provide an error voltage for
control of a VCO. Detector states of operation are shown in the
Figure 2 and the State Table.
The typical output amplitude of the EP140 is 400 mV, allowing
faster switching time and greater bandwidth. For proper operation, the
input edge rate of the R and FB inputs should be less than 5 ns.
More information on Phase Lock Loop operation and application
can be found in AND8040.
the typical termination in Figure 5.
Features
500 ps Typical Propagation Delay
Maximum Frequency > 2.1 GHz Typical
Fully Differential Internally
Advanced High Band Output Swing of 400 mV
Transfer Gain: 1.0 mV/Degree at 1.4 GHz
1.2 mV/Degree at 1.0 GHz
Rise and Fall Time: 100 ps Typical
The 100 Series Contains Temperature Compensation
PECL Mode Operating Range: VCC = 3.0 V to 3.6 V
with VEE = 0 V
NECL Mode Operating Range: VCC = 0 V
with VEE = 3.0 V to 3.6 V
Open Input Default State
PbFree Packages are Available
A
= Assembly Location
L
= Wafer Lot
Y
= Year
W
= Work Week
G
= PbFree Package
SOIC8
D SUFFIX
CASE 751
MARKING DIAGRAMS*
http://onsemi.com
*For additional marking information, refer to
Application Note AND8002/D.
See detailed ordering and shipping information in the package
dimensions section on page 5 of this data sheet.
ORDERING INFORMATION
1
8
KP140
ALYW
G
1
8
相关PDF资料 |
PDF描述 |
|---|---|
| M83723/75R22328 | CONN PLUG 32POS STRAIGHT W/SCKT |
| M83723/75R22327 | CONN PLUG 32POS STRAIGHT W/SCKT |
| M83723/83G12036 | CONN RCPT 3POS WALL MT W/PINS |
| M83723/73A2255N | CONN RCPT 55POS JAM NUT W/SCKT |
| X9429WS16 | IC DIGITAL POT 10K 64TP 16SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC100EP140DR2 | 功能描述:相位探测器 / 移相器 3.3V ELC Phase Freq. RoHS:否 制造商:M/A-COM Technology Solutions 封装 / 箱体:PQFN-24 封装:Reel |
| MC100EP140DR2G | 功能描述:相位探测器 / 移相器 3.3V ELC Phase Freq. Detector RoHS:否 制造商:M/A-COM Technology Solutions 封装 / 箱体:PQFN-24 封装:Reel |
| MC100EP142FA | 功能描述:计数器移位寄存器 3.3V/5V ECL 9-Bit RoHS:否 制造商:Texas Instruments 计数器类型: 计数顺序:Serial to Serial/Parallel 电路数量:1 封装 / 箱体:SOIC-20 Wide 逻辑系列: 逻辑类型: 输入线路数量:1 输出类型:Open Drain 传播延迟时间:650 ns 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装:Reel |
| MC100EP142FAG | 功能描述:计数器移位寄存器 3.3V/5V ECL 9-Bit Shift RoHS:否 制造商:Texas Instruments 计数器类型: 计数顺序:Serial to Serial/Parallel 电路数量:1 封装 / 箱体:SOIC-20 Wide 逻辑系列: 逻辑类型: 输入线路数量:1 输出类型:Open Drain 传播延迟时间:650 ns 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装:Reel |
| MC100EP142FAR2 | 功能描述:计数器移位寄存器 3.3V/5V ECL 9-Bit RoHS:否 制造商:Texas Instruments 计数器类型: 计数顺序:Serial to Serial/Parallel 电路数量:1 封装 / 箱体:SOIC-20 Wide 逻辑系列: 逻辑类型: 输入线路数量:1 输出类型:Open Drain 传播延迟时间:650 ns 最大工作温度:+ 125 C 最小工作温度:- 40 C 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。