参数资料
| 型号： | MC100EP196BFAG |
| 厂商： | ON Semiconductor |
| 文件页数： | 12/18页 |
| 文件大小： | 0K |
| 描述： | IC DELAY LINE 1024TAP 32-LQFP |
| 标准包装： | 250 |
| 系列： | 100EP |
| 标片/步级数： | 1024 |
| 功能： | 可编程 |
| 延迟到第一抽头： | 2.5ns |
| 接头增量： | 10ps |
| 可用的总延迟： | 2.5ns ~ 13ns |
| 独立延迟数： | 1 |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-LQFP |
| 供应商设备封装： | 32-LQFP（7x7） |
| 包装： | 托盘 |
MC100EP196B
http://onsemi.com
3
Table 1. PIN DESCRIPTION
Pin
Name
I/O
Default State
Description
23, 25, 26, 27,
29, 30, 31, 32,
1, 2
D[0:9]
LVCMOS, LVTTL,
ECL Input
Low
SingleEnded Parallel Data Inputs [0:9]. Internal 75 kW to VEE.
(Note 1)
3
D[10]
LVCMOS, LVTTL,
ECL Input
Low
SingleEnded CASCADE/CASCADE Control Input. Internal 75 kW
4
IN
LVPECL, LVDS
Low
Noninverted Differential Input. Internal 75 kW to VEE.
5
IN
LVPECL, LVDS
High
Inverted Differential Input. Internal 75 kW to VEE.
6
VBB
ECL Reference Voltage Output
7
VEF
Reference Voltage for ECL Mode Connection
8
VCF
LVCMOS, ECL, OR LVTTL Input Mode Select
9, 24, 28
VEE
Negative Supply Voltage. All VEE Pins must be Externally
Connected to Power Supply to Guarantee Proper Operation.
(Note 2)
13, 18, 19, 22
VCC
Positive Supply Voltage. All VCC Pins must be externally
Connected to Power Supply to Guarantee Proper Operation.
(Note 2)
10
LEN
ECL Input
Low
Singleended D pins LOAD / HOLD input. Internal 75 kW to VEE.
11
SETMIN
ECL Input
Low
Singleended Minimum Delay Set Logic Input. Internal 75 kW to
12
SETMAX
ECL Input
Low
Singleended Maximum Delay Set Logic Input. Internal 75 kW to
14
CASCADE
ECL Output
Inverted Differential Cascade Output for D[10]. Typically Terminated
with 50 W to VTT = VCC 2 V.
15
CASCADE
ECL Output
Noninverted Differential Cascade Output. for D[10] Typically
Terminated with 50 W to VTT = VCC 2 V.
16
EN
ECL Input
Low
Singleended Output Enable Pin. Internal 75 kW to VEE.
17
FTUNE
Analog Input
Fine Tune Input
21
Q
ECL Output
Noninverted Differential Output. Typically Terminated with 50 W to
VTT = VCC 2 V.
20
Q
ECL Output
Inverted Differential Output. Typically Terminated with 50 W to
VTT = VCC 2 V.
1. SETMIN will override SETMAX if both are high. SETMAX and SETMIN will override all D[0:10] inputs.
2. All VCC and VEE pins must be externally connected to Power Supply to guarantee proper operation.
相关PDF资料 |
PDF描述 |
|---|---|
| MC100EP196FAR2 | IC DELAY LINE 1024TAP 32-LQFP |
| MC10E195FNR2 | IC DELAY LINE 128TAP 28-PLCC |
| MC10E196FNR2 | IC DELAY LINE 128TAP 28-PLCC |
| MC10EP195FAR2 | IC DELAY LINE 1024TAP 32-LQFP |
| MC10H640FNR2 | IC CLOCK DRIVER ECL-TTL 28-PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC100EP196BFAR2 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:3.3 V ECL Programmable Delay Chip With FTUNE |
| MC100EP196BFAR2G | 功能描述:延迟线/计时元素 BBG ECL PROG DELAY FTUNE RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 传播延迟时间:1000 ps 工作温度范围: 封装 / 箱体:QFN-24 封装:Tube |
| MC100EP196BMNG | 功能描述:延迟线/计时元素 PROGR DELAY CHIP DIODE 3.3V RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 传播延迟时间:1000 ps 工作温度范围: 封装 / 箱体:QFN-24 封装:Tube |
| MC100EP196BMNR4G | 功能描述:延迟线/计时元素 PROGR DELAY CHIP RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 传播延迟时间:1000 ps 工作温度范围: 封装 / 箱体:QFN-24 封装:Tube |
| MC100EP196FA | 功能描述:延迟线/计时元素 3.3V/5V ECL RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 传播延迟时间:1000 ps 工作温度范围: 封装 / 箱体:QFN-24 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。