- 您现在的位置：买卖IC网 > PDF目录369892 > MC100EP223 (Motorola, Inc.) Low-Voltage 1:22 Differential PECL/HSTL Clock Driver(低压1:22差分PECL/HSTL时钟驱动器) PDF资料下载
参数资料
| 型号： | MC100EP223 |
| 厂商： | Motorola, Inc. |
| 英文描述： | Low-Voltage 1:22 Differential PECL/HSTL Clock Driver(低压1:22差分PECL/HSTL时钟驱动器) |
| 中文描述： | 低电压1时22分差分PECL / HSTL时钟驱动器（低压差分PECL的1点22 / HSTL时钟驱动器） |
| 文件页数： | 1/5页 |
| 文件大小： | 115K |
| 代理商： | MC100EP223 |
SEMICONDUCTOR TECHNICAL DATA
1
REV 1
Motorola, Inc. 1999
08/99
#! !
"
The MC100EP223 is a low skew 1–to–22 differential driver, designed
with clock distribution in mind. It accepts two clock sources into an input
multiplexer. The selected signal is fanned out to 22 identical differential
outputs.
200ps Part–to–Part Skew
50ps Output–to–Output Skew
Differential Design
Open Emitter HSTL Compatible Outputs
3.3V VCC
Both PECL and HSTL Inputs
75k
Input Pulldown Resistors
The EP223 is specifically designed, modeled and produced with low
skew as the key goal. Optimal design and layout serve to minimize
gate–to–gate skew within a device, and empirical modeling is used to
determine process control limits that ensure consistent tpd distributions
from lot to lot. The net result is a dependable, guaranteed low skew
device.
The EP223 HSTL outputs are not realized in the conventional
manner. To minimize part–to–part and output–to–output skew, the HSTL
compatible output levels are generated with an open emitter
architecture. The outputs are pulled down with 50
to ground, rather
than the typical 50
to VDDQ pullup of a “standard” HSTL output.
Because the HSTL outputs are pulled to ground, the EP223 does not
utilize the VDDQ supply of the HSTL standard. The output levels are
derived from VCC.
In the case of an asynchronous control, there is a chance of
generating a ‘runt’ clock pulse when the device is enabled/disabled. To
avoid this, the output enable (OE) is synchronous so that the outputs
will only be enabled/disabled when they are already in the LOW state.
To ensure that the tight skew specification is met it is necessary that both sides of the differential output are terminated into
50
, even if only one side is being used. In most applications, all 22 differential pairs will be used and therefore terminated. In
the case where fewer than 22 pairs are used, it is necessary to terminate at least the output pairs on the same package side as
the pair(s) being used on that side, in order to maintain minimum skew. Failure to do this will result in small degradations of
propagation delay (on the order of 10–20ps) of the output(s) being used which, while not being catastrophic to most designs, will
mean a loss of skew margin.
This document contains information on a product under development. Motorola reserves the right to change or
discontinue this product without notice.
LOW–VOLTAGE
1:22 DIFFERENTIAL
PECL/HSTL CLOCK DRIVER
FA SUFFIX
64–LEAD TQFP PACKAGE
CASE 840F–02
相关PDF资料 |
PDF描述 |
|---|---|
| MC100H606FN | Registered Hex TTL/PECL Translator |
| MC10H606 | Registered Hex TTL/PECL Translator |
| MC10H606FN | Registered Hex TTL/PECL Translator |
| MC100H607FN | Registered Hex PECL/TTL Translator |
| MC10H607 | Registered Hex PECL/TTL Translator |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC100EP223TC | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Low-Voltage 1:22 Differential PECL/HSTL Clock Driver |
| MC100EP24D | 制造商:ON Semiconductor 功能描述: |
| MC100EP29 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:3.3V / 5V ECL Dual Differential Data and Clock D Flip−Flop With Set and Reset |
| MC100EP29DT | 功能描述:触发器 3.3V/5V ECL Dual RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel |
| MC100EP29DTG | 功能描述:触发器 3.3V/5V ECL Dual Diff Data D-Type RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。