- 您现在的位置：买卖IC网 > PDF目录8295 > MC100EP451FAR2 (ON Semiconductor)IC REGISTER DIFF 6BIT ECL 32LQFP PDF资料下载
参数资料
| 型号： | MC100EP451FAR2 |
| 厂商： | ON Semiconductor |
| 文件页数： | 1/10页 |
| 文件大小： | 0K |
| 描述： | IC REGISTER DIFF 6BIT ECL 32LQFP |
| 标准包装： | 1 |
| 系列： | 100EP |
| 功能： | 主复位 |
| 类型： | D 型总线 |
| 输出类型： | 差分 |
| 元件数： | 1 |
| 每个元件的位元数： | 6 |
| 触发器类型： | 正边沿 |
| 电源电压： | 3 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 32-LQFP |
| 包装： | 剪切带 (CT) |
| 其它名称： | MC100EP451FAROSCT |
Semiconductor Components Industries, LLC, 2010
September, 2010 Rev. 9
1
Publication Order Number:
MC10EP451/D
MC10EP451, MC100EP451
3.3V / 5VECL 6-Bit
Differential Register with
Master Reset
Description
The MC10/100EP451 is a 6bit fully differential register with
common clock and singleended Master Reset (MR). It is ideal for
very high frequency applications where a registered data path is
necessary.
All inputs have a 75 k
W pulldown resistor internally. Differential
inputs have an override clamp. Unused differential register inputs can
be left open and will default LOW. When the differential inputs are
forced to < VEE + 1.2 V, the clamp will override and force the output to
a default state. When in the default state, and since the flipflop is edge
triggered, the output reaches a determined, but not predicted, valid
state.
The positive transition of CLK (pin 4) will latch the registers.
Master Reset (MR) HIGH will asynchronously reset all registers
forcing Q outputs to go LOW.
The 100 Series contains temperature compensation.
Features
450 ps Typical Propagation Delay
Maximum Frequency > 3.0 GHz Typical
Asynchronous Master Reset
20 ps Skew Within Device, 35 ps Skew DeviceToDevice
PECL Mode Operating Range: VCC = 3.0 V to 5.5 V
With VEE = 0 V
NECL Mode Operating Range: VCC = 0 V
With VEE = 3.0 V to 5.5 V
Open Input Default State
Safety Clamp on Inputs
PbFree Packages are Available*
*For additional information on our PbFree strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
LQFP32
FA SUFFIX
CASE 873A
MARKING
DIAGRAM*
MCxxx
AWLYYWWG
xxx
= 10 or 100
A
= Assembly Location
WL, L
= Wafer Lot
YY, Y
= Year
WW, W = Work Week
G
= PbFree Package
EP451
1
32
http://onsemi.com
See detailed ordering and shipping information in the package
dimensions section on page 8 of this data sheet.
ORDERING INFORMATION
*For additional marking information, refer to
Application Note AND8002/D.
32
1
MCxxx
EP451
ALYWG
1
QFN32
MN SUFFIX
CASE 488AM
相关PDF资料 |
PDF描述 |
|---|---|
| MS27497E16A6SLC | CONN HSG RCPT 6POS WALL MT SCKT |
| MS27497E24B61SDLC | CONN HSG RCPT 61POS WALL MT SCKT |
| MS27497E24B61SBLC | CONN HSG RCPT 61POS WALL MT SCKT |
| MC100EP35DTR2 | IC FLIP-FLOP JK ECL HS LV 8TSSOP |
| MS3456L24-12BW | CONN HSG PLUG 5POS STRGHT SCKT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC100EP451FAR2G | 功能描述:触发器 3.3V/5V ECL 6-Bit Diff w/Master Reset RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel |
| MC100EP451MNG | 功能描述:触发器 BBG ECL RESET RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel |
| MC100EP451MNR4G | 功能描述:触发器 BBG ECL RESET RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel |
| MC100EP51 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:3.3V / 5V ECL D Flip−Flop with Reset and Differential Clock |
| MC100EP51D | 功能描述:触发器 3.3V/5V ECL D-Type RoHS:否 制造商:Texas Instruments 电路数量:2 逻辑系列:SN74 逻辑类型:D-Type Flip-Flop 极性:Inverting, Non-Inverting 输入类型:CMOS 输出类型: 传播延迟时间:4.4 ns 高电平输出电流:- 16 mA 低电平输出电流:16 mA 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:X2SON-8 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。