- 您现在的位置：买卖IC网 > PDF目录2093 > MC100LVEL56DWR2G (ON Semiconductor)IC MUX 2:1 DUAL DIFF ECL 20-SOIC PDF资料下载
参数资料
| 型号： | MC100LVEL56DWR2G |
| 厂商： | ON Semiconductor |
| 文件页数： | 1/7页 |
| 文件大小： | 0K |
| 描述： | IC MUX 2:1 DUAL DIFF ECL 20-SOIC |
| 标准包装： | 1,000 |
| 系列： | 100LVEL |
| 类型： | 差分数字多路复用器 |
| 电路： | 2 x 2:1 |
| 独立电路： | 1 |
| 电压电源： | 双电源 |
| 电源电压： | 3 V ~ 3.8 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 20-SOIC |
| 包装： | 带卷 (TR) |
Semiconductor Components Industries, LLC, 2008
November, 2008 Rev. 12
1
Publication Order Number:
MC100LVEL56/D
MC100LVEL56
3.3VECL Dual Differential
2:1 Multiplexer
Description
The MC100LVEL56 is a dual, fully differential 2:1 multiplexer. The
differential data path makes the device ideal for multiplexing low skew
clock or other skew sensitive signals.
The device features both individual and common select inputs to
address both data path and random logic applications.
The differential inputs have special circuitry which ensures device
stability under open input conditions. When both differential inputs are
left open the D input will pull down to VEE, The D input will bias
around VCC/2 forcing the Q output LOW.
The VBB pin, an internally generated voltage supply, is available to
this device only. For single-ended input conditions, the unused
differential input is connected to VBB as a switching reference voltage.
VBB may also rebias AC coupled inputs. When used, decouple VBB and
VCC via a 0.01 mF capacitor and limit current sourcing or sinking to
0.5 mA. When not used, VBB should be left open.
Features
580 ps Typical Propagation Delays
Separate and Common Select
The 100 Series Contains Temperature Compensation
PECL Mode Operating Range:
VCC = 3.0 V to 3.8 V with VEE = 0 V
NECL Mode Operating Range:
VCC = 0 V with VEE = 3.0 V to 3.8 V
Internal Input Pulldown Resistors on D(s), SEL(s), and COM_SEL
Q Output will Default LOW with Inputs Open or at VEE
PbFree Packages are Available*
*For additional information on our PbFree strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
*For additional marking information, refer to
Application Note AND8002/D.
MARKING DIAGRAM*
A
= Assembly Location
WL
= Wafer Lot
YY
= Year
WW
= Work Week
G
= PbFree Package
SO20 WB
DW SUFFIX
CASE 751D
See detailed ordering and shipping information in the package
dimensions section on page 6 of this data sheet.
ORDERING INFORMATION
20
1
100LVEL56
AWLYYWWG
http://onsemi.com
相关PDF资料 |
PDF描述 |
|---|---|
| MC100LVEP05DG | IC GATE AND/NAND ECL 2INP 8SOIC |
| MC100LVEP111MNRG | IC CLK BUFF MUX 2:10 3GHZ 32-QFN |
| MC100LVEP14DT | IC CLOCK BUFFER MUX 2:5 20-TSSOP |
| MC100LVEP210MNG | IC CLOCK BUFFER 1:5 3GHZ 32-QFN |
| MC10E101FNR2 | IC GATE OR/NOR QUAD 4INP 28-PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC100LVEL58D | 功能描述:编码器、解码器、复用器和解复用器 3.3V ECL 2:1 Mux RoHS:否 制造商:Micrel 产品:Multiplexers 逻辑系列:CMOS 位数: 线路数量（输入/输出）:2 / 12 传播延迟时间:350 ps, 400 ps 电源电压-最大:2.625 V, 3.6 V 电源电压-最小:2.375 V, 3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Tray |
| MC100LVEL58DG | 功能描述:编码器、解码器、复用器和解复用器 3.3V ECL 2:1 Mux RoHS:否 制造商:Micrel 产品:Multiplexers 逻辑系列:CMOS 位数: 线路数量（输入/输出）:2 / 12 传播延迟时间:350 ps, 400 ps 电源电压-最大:2.625 V, 3.6 V 电源电压-最小:2.375 V, 3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Tray |
| MC100LVEL58DR2 | 功能描述:编码器、解码器、复用器和解复用器 3.3V ECL 2:1 Mux RoHS:否 制造商:Micrel 产品:Multiplexers 逻辑系列:CMOS 位数: 线路数量（输入/输出）:2 / 12 传播延迟时间:350 ps, 400 ps 电源电压-最大:2.625 V, 3.6 V 电源电压-最小:2.375 V, 3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Tray |
| MC100LVEL58DR2G | 功能描述:编码器、解码器、复用器和解复用器 3.3V ECL 2:1 Mux RoHS:否 制造商:Micrel 产品:Multiplexers 逻辑系列:CMOS 位数: 线路数量（输入/输出）:2 / 12 传播延迟时间:350 ps, 400 ps 电源电压-最大:2.625 V, 3.6 V 电源电压-最小:2.375 V, 3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Tray |
| MC100LVEL58DT | 功能描述:编码器、解码器、复用器和解复用器 3.3V ECL 2:1 Mux RoHS:否 制造商:Micrel 产品:Multiplexers 逻辑系列:CMOS 位数: 线路数量（输入/输出）:2 / 12 传播延迟时间:350 ps, 400 ps 电源电压-最大:2.625 V, 3.6 V 电源电压-最小:2.375 V, 3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。